Robust hamming code implementation for soft error detection, correction, and reporting in a multi-level cache system using dual banking memory scheme

The invention is a memory system having two memory banks which can store and recall with memory error detection and correction on data of two different sizes. For writing separate parity generators form parity bits for respective memory banks. For reading separate parity detector/generators operate on data of separate memory banks.