Liquid crystal display apparatus and method for generating a driver signal based on resistance ratios

Liquid crystal display apparatus and method for generating a driver signal based on resistance ratios

A liquid crystal display apparatus according to the invention is an in-plane switching liquid crystal display apparatus having gate wirings and source wirings, which intersect one another, and also having pixel electrodes each connected to an associated one of the source wirings, and common electrod...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAGANO SHINGO, OURA HISAHARU, MASUTANI YUICHI
Format: Patent
Sprache:eng
Schlagworte:
ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CRYPTOGRAPHY
DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING
DISPLAY
EDUCATION
FREQUENCY-CHANGING
NON-LINEAR OPTICS
OPTICAL ANALOGUE/DIGITAL CONVERTERS
OPTICAL LOGIC ELEMENTS
OPTICS
PHYSICS
SEALS
TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A liquid crystal display apparatus according to the invention is an in-plane switching liquid crystal display apparatus having gate wirings and source wirings, which intersect one another, and also having pixel electrodes each connected to an associated one of the source wirings, and common electrodes disposed opposite to the pixel electrodes. A scanning signal is inputted to the gate wiring so that one horizontal period has a writing period, in which a pixel potential is written to the pixel electrode, and a nonwriting period, in which no pixel potential is written to the pixel electrode. The pixel potential is outputted to the source wiring in the writing period, while a common potential is inputted to the source wiring in the nonwriting period.