Methods and devices for folded push pull power amplifiers
Methods and devices provide for power amplification in a push pull power amplifier. A circuit comprises an input stage, a power amplifier stage and an output stage. The input stage provides a plurality of control voltages based on a control current. The input stage may include a transformer with a p...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Methods and devices provide for power amplification in a push pull power amplifier. A circuit comprises an input stage, a power amplifier stage and an output stage. The input stage provides a plurality of control voltages based on a control current. The input stage may include a transformer with a primary side and two secondary sides. A power amplifier stage comprises an NMOS transistor and a PMOS transistor arranged in a push-pull configuration to generate a plurality of amplified signals. The transistors may be in a common gate arrangement. The output stage combines the amplified signals and generates an output voltage. The output stage may include a transformer with two primary sides and a secondary side. |
---|