System and method for partitioning multiple logical memory regions with access control by a central control agent
A method for securely handling processing of information may include controlling from within a chip, access to at least one portion of an on-chip memory by a plurality of on-chip clients that have pre-determined access to the at least one portion of the on-chip memory. The pre-determined access may...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method for securely handling processing of information may include controlling from within a chip, access to at least one portion of an on-chip memory by a plurality of on-chip clients that have pre-determined access to the at least one portion of the on-chip memory. The pre-determined access may be governed by pre-determined access rules that are hard-coded within the chip. At least one of the plurality of on-chip clients may access at least a portion of the on-chip memory. The on-chip memory may be accessible by at least another one of the plurality of on-chip clients. The pre-determined access rules may comprise at least one address range within the on-chip memory corresponding to at least one of the plurality of on-chip clients. |
---|