Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit
The present disclosure relates to an integrated circuit and a package on which such integrated circuit is placed, the latter having a power output stage, at least one first pad, one second pad and one drive circuit for driving said power output stage, wherein the integrated circuit is characterized...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BOTTI EDOARDO ADDUCI PIETRO MARIO |
| description | The present disclosure relates to an integrated circuit and a package on which such integrated circuit is placed, the latter having a power output stage, at least one first pad, one second pad and one drive circuit for driving said power output stage, wherein the integrated circuit is characterized in that it has at least one additional third pad, other than said at least one first and said at least one second pads, said drive circuit being electrically coupled between said at least one third pad and said power output stage. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US8159796B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US8159796B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US8159796B23</originalsourceid><addsrcrecordid>eNqNjb0KwkAQhNNYiPoO-wIWKv6kVRRLQa3DsrdJFmUv3G0MvojP6wXEysJqZpj5dofZ6-Q7DiBqXAU0dkASqBWDTqyGWqo6lZE1islD7AnmocGAfaZUuZYMlTiCLxMTkil9APKqTCZeewATQjesGFDd1_e7iOJ-fB9ngxLvkScfHWVw2F92xyk3vuCYLrCyFdfzZrbM1_lqO1_8MXkDfCJR6Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit</title><source>esp@cenet</source><creator>BOTTI EDOARDO ; ADDUCI PIETRO MARIO</creator><creatorcontrib>BOTTI EDOARDO ; ADDUCI PIETRO MARIO</creatorcontrib><description>The present disclosure relates to an integrated circuit and a package on which such integrated circuit is placed, the latter having a power output stage, at least one first pad, one second pad and one drive circuit for driving said power output stage, wherein the integrated circuit is characterized in that it has at least one additional third pad, other than said at least one first and said at least one second pads, said drive circuit being electrically coupled between said at least one third pad and said power output stage.</description><language>eng</language><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS ; GENERATION</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120417&DB=EPODOC&CC=US&NR=8159796B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120417&DB=EPODOC&CC=US&NR=8159796B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BOTTI EDOARDO</creatorcontrib><creatorcontrib>ADDUCI PIETRO MARIO</creatorcontrib><title>Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit</title><description>The present disclosure relates to an integrated circuit and a package on which such integrated circuit is placed, the latter having a power output stage, at least one first pad, one second pad and one drive circuit for driving said power output stage, wherein the integrated circuit is characterized in that it has at least one additional third pad, other than said at least one first and said at least one second pads, said drive circuit being electrically coupled between said at least one third pad and said power output stage.</description><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</subject><subject>GENERATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjb0KwkAQhNNYiPoO-wIWKv6kVRRLQa3DsrdJFmUv3G0MvojP6wXEysJqZpj5dofZ6-Q7DiBqXAU0dkASqBWDTqyGWqo6lZE1islD7AnmocGAfaZUuZYMlTiCLxMTkil9APKqTCZeewATQjesGFDd1_e7iOJ-fB9ngxLvkScfHWVw2F92xyk3vuCYLrCyFdfzZrbM1_lqO1_8MXkDfCJR6Q</recordid><startdate>20120417</startdate><enddate>20120417</enddate><creator>BOTTI EDOARDO</creator><creator>ADDUCI PIETRO MARIO</creator><scope>EVB</scope></search><sort><creationdate>20120417</creationdate><title>Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit</title><author>BOTTI EDOARDO ; ADDUCI PIETRO MARIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US8159796B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</topic><topic>GENERATION</topic><toplevel>online_resources</toplevel><creatorcontrib>BOTTI EDOARDO</creatorcontrib><creatorcontrib>ADDUCI PIETRO MARIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BOTTI EDOARDO</au><au>ADDUCI PIETRO MARIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit</title><date>2012-04-17</date><risdate>2012</risdate><abstract>The present disclosure relates to an integrated circuit and a package on which such integrated circuit is placed, the latter having a power output stage, at least one first pad, one second pad and one drive circuit for driving said power output stage, wherein the integrated circuit is characterized in that it has at least one additional third pad, other than said at least one first and said at least one second pads, said drive circuit being electrically coupled between said at least one third pad and said power output stage.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US8159796B2 |
| source | esp@cenet |
| subjects | CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS GENERATION |
| title | Power integrated circuit with high insensitivity to parasitic inductances of wires for connection to a package and package for said integrated circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T17%3A21%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BOTTI%20EDOARDO&rft.date=2012-04-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS8159796B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |