Address translation system for use in a simulation environment

Methods and systems for simulation of a testable system are provided in which a virtual testable system is used. One method includes inputting a system definition file into a translation utility, where the system definition file includes a plurality of physical addresses required for execution of th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WOIT CORNELIA, SCHADE OLIVER, CATES JAMEY JOSEPH, FOSTER TIMOTHY W
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WOIT CORNELIA
SCHADE OLIVER
CATES JAMEY JOSEPH
FOSTER TIMOTHY W
description Methods and systems for simulation of a testable system are provided in which a virtual testable system is used. One method includes inputting a system definition file into a translation utility, where the system definition file includes a plurality of physical addresses required for execution of the system definition file in the testable system. The method also includes inputting a memory map file into the translation utility, the memory map representing a virtual memory space for a virtual testable system. The method further includes generating virtual translation information by translating the physical addresses into virtual addresses using the memory map file.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7957951B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7957951B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7957951B23</originalsourceid><addsrcrecordid>eNrjZLBzTEkpSi0uVigpSswrzkksyczPUyiuLC5JzVVIyy9SKC1OVcjMU0hUKM7MLYVKp-aVZRbl5-Wm5pXwMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JL40GBzS1MgMnQyMiZCCQA24jDt</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Address translation system for use in a simulation environment</title><source>esp@cenet</source><creator>WOIT CORNELIA ; SCHADE OLIVER ; CATES JAMEY JOSEPH ; FOSTER TIMOTHY W</creator><creatorcontrib>WOIT CORNELIA ; SCHADE OLIVER ; CATES JAMEY JOSEPH ; FOSTER TIMOTHY W</creatorcontrib><description>Methods and systems for simulation of a testable system are provided in which a virtual testable system is used. One method includes inputting a system definition file into a translation utility, where the system definition file includes a plurality of physical addresses required for execution of the system definition file in the testable system. The method also includes inputting a memory map file into the translation utility, the memory map representing a virtual memory space for a virtual testable system. The method further includes generating virtual translation information by translating the physical addresses into virtual addresses using the memory map file.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110607&amp;DB=EPODOC&amp;CC=US&amp;NR=7957951B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110607&amp;DB=EPODOC&amp;CC=US&amp;NR=7957951B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WOIT CORNELIA</creatorcontrib><creatorcontrib>SCHADE OLIVER</creatorcontrib><creatorcontrib>CATES JAMEY JOSEPH</creatorcontrib><creatorcontrib>FOSTER TIMOTHY W</creatorcontrib><title>Address translation system for use in a simulation environment</title><description>Methods and systems for simulation of a testable system are provided in which a virtual testable system is used. One method includes inputting a system definition file into a translation utility, where the system definition file includes a plurality of physical addresses required for execution of the system definition file in the testable system. The method also includes inputting a memory map file into the translation utility, the memory map representing a virtual memory space for a virtual testable system. The method further includes generating virtual translation information by translating the physical addresses into virtual addresses using the memory map file.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBzTEkpSi0uVigpSswrzkksyczPUyiuLC5JzVVIyy9SKC1OVcjMU0hUKM7MLYVKp-aVZRbl5-Wm5pXwMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JL40GBzS1MgMnQyMiZCCQA24jDt</recordid><startdate>20110607</startdate><enddate>20110607</enddate><creator>WOIT CORNELIA</creator><creator>SCHADE OLIVER</creator><creator>CATES JAMEY JOSEPH</creator><creator>FOSTER TIMOTHY W</creator><scope>EVB</scope></search><sort><creationdate>20110607</creationdate><title>Address translation system for use in a simulation environment</title><author>WOIT CORNELIA ; SCHADE OLIVER ; CATES JAMEY JOSEPH ; FOSTER TIMOTHY W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7957951B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WOIT CORNELIA</creatorcontrib><creatorcontrib>SCHADE OLIVER</creatorcontrib><creatorcontrib>CATES JAMEY JOSEPH</creatorcontrib><creatorcontrib>FOSTER TIMOTHY W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WOIT CORNELIA</au><au>SCHADE OLIVER</au><au>CATES JAMEY JOSEPH</au><au>FOSTER TIMOTHY W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Address translation system for use in a simulation environment</title><date>2011-06-07</date><risdate>2011</risdate><abstract>Methods and systems for simulation of a testable system are provided in which a virtual testable system is used. One method includes inputting a system definition file into a translation utility, where the system definition file includes a plurality of physical addresses required for execution of the system definition file in the testable system. The method also includes inputting a memory map file into the translation utility, the memory map representing a virtual memory space for a virtual testable system. The method further includes generating virtual translation information by translating the physical addresses into virtual addresses using the memory map file.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US7957951B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Address translation system for use in a simulation environment
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T03%3A07%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WOIT%20CORNELIA&rft.date=2011-06-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7957951B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true