Timeout acceleration for globally shared memory transaction tracking table
A method of operating a central cache controller ("CCC") in a first cell of a multiprocessor system comprising multiple cells each including globally shared memory ("GSM"), wherein the first cell is disposed in a first partition and the CCC is connected to a plurality of CPUs of...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method of operating a central cache controller ("CCC") in a first cell of a multiprocessor system comprising multiple cells each including globally shared memory ("GSM"), wherein the first cell is disposed in a first partition and the CCC is connected to a plurality of CPUs of the first cell. In one embodiment, the method comprises, responsive to a new transaction request from one of the CPUs, logging the transaction in a transaction table; determining whether an identity marker in a timeout map corresponding to a cell to which the transaction was issued is set; and, responsive to the corresponding identity marker in the timeout map being set, immediately returning a special error to the one of the CPUs that requested the transaction. |
---|