Programmable power down scheme for embedded memory block
An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power bu...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KOAY WEI YEE CHIENG NGEE KIAT LIM MEI CHING LAI YAU KOK OOI TENG CHOW |
description | An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power buses in communication with local power buses through programmable vias. The array of memory cells are remapped so that unused column portions of the memory array become unused row portions of the memory array. The programmable vias are selectively located during design of the integrated circuit, providing power to the used portions of the memory array. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US7760577B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US7760577B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US7760577B13</originalsourceid><addsrcrecordid>eNrjZLAIKMpPL0rMzU1MyklVKMgvTy1SSMkvz1MoTs5IzU1VSMsvUkjNTUpNSUlNUchNzc0vqlRIyslPzuZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwebmZgam5uZOhsZEKAEAvAguJQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Programmable power down scheme for embedded memory block</title><source>esp@cenet</source><creator>KOAY WEI YEE ; CHIENG NGEE KIAT ; LIM MEI CHING ; LAI YAU KOK ; OOI TENG CHOW</creator><creatorcontrib>KOAY WEI YEE ; CHIENG NGEE KIAT ; LIM MEI CHING ; LAI YAU KOK ; OOI TENG CHOW</creatorcontrib><description>An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power buses in communication with local power buses through programmable vias. The array of memory cells are remapped so that unused column portions of the memory array become unused row portions of the memory array. The programmable vias are selectively located during design of the integrated circuit, providing power to the used portions of the memory array.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100720&DB=EPODOC&CC=US&NR=7760577B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20100720&DB=EPODOC&CC=US&NR=7760577B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOAY WEI YEE</creatorcontrib><creatorcontrib>CHIENG NGEE KIAT</creatorcontrib><creatorcontrib>LIM MEI CHING</creatorcontrib><creatorcontrib>LAI YAU KOK</creatorcontrib><creatorcontrib>OOI TENG CHOW</creatorcontrib><title>Programmable power down scheme for embedded memory block</title><description>An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power buses in communication with local power buses through programmable vias. The array of memory cells are remapped so that unused column portions of the memory array become unused row portions of the memory array. The programmable vias are selectively located during design of the integrated circuit, providing power to the used portions of the memory array.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIKMpPL0rMzU1MyklVKMgvTy1SSMkvz1MoTs5IzU1VSMsvUkjNTUpNSUlNUchNzc0vqlRIyslPzuZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGhwebmZgam5uZOhsZEKAEAvAguJQ</recordid><startdate>20100720</startdate><enddate>20100720</enddate><creator>KOAY WEI YEE</creator><creator>CHIENG NGEE KIAT</creator><creator>LIM MEI CHING</creator><creator>LAI YAU KOK</creator><creator>OOI TENG CHOW</creator><scope>EVB</scope></search><sort><creationdate>20100720</creationdate><title>Programmable power down scheme for embedded memory block</title><author>KOAY WEI YEE ; CHIENG NGEE KIAT ; LIM MEI CHING ; LAI YAU KOK ; OOI TENG CHOW</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US7760577B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOAY WEI YEE</creatorcontrib><creatorcontrib>CHIENG NGEE KIAT</creatorcontrib><creatorcontrib>LIM MEI CHING</creatorcontrib><creatorcontrib>LAI YAU KOK</creatorcontrib><creatorcontrib>OOI TENG CHOW</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOAY WEI YEE</au><au>CHIENG NGEE KIAT</au><au>LIM MEI CHING</au><au>LAI YAU KOK</au><au>OOI TENG CHOW</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Programmable power down scheme for embedded memory block</title><date>2010-07-20</date><risdate>2010</risdate><abstract>An integrated circuit configured to selectively provide power to used portions of a memory array is presented. The integrated circuit includes an array of memory cells for storing digital data and a power bus interconnecting structure. The power bus interconnecting structure includes global power buses in communication with local power buses through programmable vias. The array of memory cells are remapped so that unused column portions of the memory array become unused row portions of the memory array. The programmable vias are selectively located during design of the integrated circuit, providing power to the used portions of the memory array.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US7760577B1 |
source | esp@cenet |
subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
title | Programmable power down scheme for embedded memory block |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-10T18%3A46%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOAY%20WEI%20YEE&rft.date=2010-07-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS7760577B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |