Pulse width control for read and write assist for SRAM circuits
An exemplary system and methods implementing pulse width control in SRAM bit cell arrays that vary in size are described.
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | An exemplary system and methods implementing pulse width control in SRAM bit cell arrays that vary in size are described. |
|---|