Techniques to perform error detection

Method and apparatus to perform cyclic redundancy check computations for error detection are described wherein a first stage includes a first set of computation elements, a first multiplexer and a second multiplexer. A latch is connected to the first stage. A second stage is connected to the latch a...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	RANJAN PRASHANT, PHILIP JAIN, CHILUKOOR MURALIDHARAN S
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	Method and apparatus to perform cyclic redundancy check computations for error detection are described wherein a first stage includes a first set of computation elements, a first multiplexer and a second multiplexer. A latch is connected to the first stage. A second stage is connected to the latch and the second stage includes a second set of computation elements and a third multiplexer. The first stage and the second stage perform cyclic redundancy check computations for a packet, with the first set of computation elements performing cyclic redundancy check computations for a first set of bytes of input data from the packet, and the second set of computation elements performing cyclic redundancy check computations for a second set of bytes of input data from the packet. Other embodiments are described and claimed.