Method of extracting properties of back end of line (BEOL) chip architecture

A method for analyzing circuit designs includes discretizing a design representation into pixel elements representative of a structure in the design and determining at least one property for each pixel element representing a portion of the design. Then, a response of the design is determined due to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FILIPPI, JR. RONALD G, WACHNIK RICHARD ANDRE, WISNIEWSKI MARY YVONNE LANZEROTTI, SHAW THOMAS M, FIORENZA GIOVANNI, LIU XIAO HU, MURRAY CONAL EUGENE, NORTHROP GREGORY ALLEN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A method for analyzing circuit designs includes discretizing a design representation into pixel elements representative of a structure in the design and determining at least one property for each pixel element representing a portion of the design. Then, a response of the design is determined due to local properties across the design.