System and method for identifying memory modules having a failing or defective address
A method is provided for identifying in a computer system physical memory modules having failing or defective addresses. The transparent error correction function of the computer system is disabled and system memory is tested. If an error is detected, a coded data value that indicative of a single-b...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method is provided for identifying in a computer system physical memory modules having failing or defective addresses. The transparent error correction function of the computer system is disabled and system memory is tested. If an error is detected, a coded data value that indicative of a single-bit error is written to the failing or defective memory address. The failing or defective memory address is read in and the incorrect data value in the memory address is detected. The address of the failing of defective memory address is recorded and mapped or correlated to a physical memory module. |
---|