Memory array

An object of the invention is to obtain a memory array capable of preventing coupling noise from being produced on a cell plate voltage line. A memory array of the invention comprises: first and second dummy word lines (DWL0 and DWL1); a first dummy memory cell (DMC0) connected to a first bit line (BL), the first dummy word line (DWL0) and a common cell plate voltage line (VL); and a second dummy memory cell (DMC1) connected to a second bit line (BLB), the second dummy word line (DWL1) and the voltage line (VL), wherein second dummy data having opposite polarity to polarity of first data are written in the second dummy memory cell (DMC1) so as to write the first data in a first memory cell (MC0), and first dummy data having opposite polarity to polarity of second data are written in the first dummy memory cell (DMC0) so as to write the second data in a second memory cell (MC1).