Programmable memory based control for generating optimal timing to access serial flash devices
In its many aspects and variations, a method for accessing a peripheral memory from a processor is provided. The method comprises first initiating the access. Information is then written from the processor to an operational register in a processor memory to enable the peripheral memory. The processo...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BHASKARAN SURAJ |
| description | In its many aspects and variations, a method for accessing a peripheral memory from a processor is provided. The method comprises first initiating the access. Information is then written from the processor to an operational register in a processor memory to enable the peripheral memory. The processor then processes parallel instructions for a predetermined time during which the access occurs. When the access is over, the processor reads the operational register to disable the peripheral memory. In other aspects, an apparatus programmed to perform this method and a program storage medium encoded with instructions that, when executed by a computer, perform the method are provided. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6714993B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6714993B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6714993B13</originalsourceid><addsrcrecordid>eNqNjDEKAjEQRdNYiHqHuYDFsqJsqyiWgtq6zGZnYyDJhJkgeHsjeACb__iPz5-bx0XYCcaIQyCIFFneMKDSCJZTEQ4wsYCjRILFJweci48YoOa3Fga0llRBSXz1U0B9wkgvX-3SzCYMSqsfFwZOx9vhvKbMPWlGW49Lf79ud82m69p90_4x-QAE2DzE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Programmable memory based control for generating optimal timing to access serial flash devices</title><source>esp@cenet</source><creator>BHASKARAN SURAJ</creator><creatorcontrib>BHASKARAN SURAJ</creatorcontrib><description>In its many aspects and variations, a method for accessing a peripheral memory from a processor is provided. The method comprises first initiating the access. Information is then written from the processor to an operational register in a processor memory to enable the peripheral memory. The processor then processes parallel instructions for a predetermined time during which the access occurs. When the access is over, the processor reads the operational register to disable the peripheral memory. In other aspects, an apparatus programmed to perform this method and a program storage medium encoded with instructions that, when executed by a computer, perform the method are provided.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040330&DB=EPODOC&CC=US&NR=6714993B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040330&DB=EPODOC&CC=US&NR=6714993B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BHASKARAN SURAJ</creatorcontrib><title>Programmable memory based control for generating optimal timing to access serial flash devices</title><description>In its many aspects and variations, a method for accessing a peripheral memory from a processor is provided. The method comprises first initiating the access. Information is then written from the processor to an operational register in a processor memory to enable the peripheral memory. The processor then processes parallel instructions for a predetermined time during which the access occurs. When the access is over, the processor reads the operational register to disable the peripheral memory. In other aspects, an apparatus programmed to perform this method and a program storage medium encoded with instructions that, when executed by a computer, perform the method are provided.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDEKAjEQRdNYiHqHuYDFsqJsqyiWgtq6zGZnYyDJhJkgeHsjeACb__iPz5-bx0XYCcaIQyCIFFneMKDSCJZTEQ4wsYCjRILFJweci48YoOa3Fga0llRBSXz1U0B9wkgvX-3SzCYMSqsfFwZOx9vhvKbMPWlGW49Lf79ud82m69p90_4x-QAE2DzE</recordid><startdate>20040330</startdate><enddate>20040330</enddate><creator>BHASKARAN SURAJ</creator><scope>EVB</scope></search><sort><creationdate>20040330</creationdate><title>Programmable memory based control for generating optimal timing to access serial flash devices</title><author>BHASKARAN SURAJ</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6714993B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BHASKARAN SURAJ</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BHASKARAN SURAJ</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Programmable memory based control for generating optimal timing to access serial flash devices</title><date>2004-03-30</date><risdate>2004</risdate><abstract>In its many aspects and variations, a method for accessing a peripheral memory from a processor is provided. The method comprises first initiating the access. Information is then written from the processor to an operational register in a processor memory to enable the peripheral memory. The processor then processes parallel instructions for a predetermined time during which the access occurs. When the access is over, the processor reads the operational register to disable the peripheral memory. In other aspects, an apparatus programmed to perform this method and a program storage medium encoded with instructions that, when executed by a computer, perform the method are provided.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US6714993B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Programmable memory based control for generating optimal timing to access serial flash devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T05%3A04%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BHASKARAN%20SURAJ&rft.date=2004-03-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6714993B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |