Balanced load memory and method of operation
A memory provides a sensing scheme that maintains impedance balance between the route that the data takes to the sense amplifier and the route the reference or references take to the sense amplifier. Each sub-array of the memory has an adjacent column decoder that couples data to a data line that is...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LIN HALBERT S NAHAS JOSEPH J ANDRE THOMAS W GARNI BRAD J SUBRAMANIAN CHITRA K |
| description | A memory provides a sensing scheme that maintains impedance balance between the route that the data takes to the sense amplifier and the route the reference or references take to the sense amplifier. Each sub-array of the memory has an adjacent column decoder that couples data to a data line that is also adjacent to the sub-array and may be considered part of the column decoder. The data for the selected sub-array is routed to the sense amplifier via its adjacent data line. The reference that is part of the selected sub-array is coupled to the data line of a non-selected sub-array. Thus the reference, which in the case of a MRAM type memory is preferably in close proximity to the location of the selected data, traverses a route to the sense amplifier that is impedance balanced with respect to the route taken by the data. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6711068B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6711068B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6711068B23</originalsourceid><addsrcrecordid>eNrjZNBxSsxJzEtOTVHIyU9MUchNzc0vqlRIzAMxSzLyUxTy0xTyC1KLEksy8_N4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakl8aLCZuaGhgZmFk5ExEUoAH10pPA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Balanced load memory and method of operation</title><source>esp@cenet</source><creator>LIN HALBERT S ; NAHAS JOSEPH J ; ANDRE THOMAS W ; GARNI BRAD J ; SUBRAMANIAN CHITRA K</creator><creatorcontrib>LIN HALBERT S ; NAHAS JOSEPH J ; ANDRE THOMAS W ; GARNI BRAD J ; SUBRAMANIAN CHITRA K</creatorcontrib><description>A memory provides a sensing scheme that maintains impedance balance between the route that the data takes to the sense amplifier and the route the reference or references take to the sense amplifier. Each sub-array of the memory has an adjacent column decoder that couples data to a data line that is also adjacent to the sub-array and may be considered part of the column decoder. The data for the selected sub-array is routed to the sense amplifier via its adjacent data line. The reference that is part of the selected sub-array is coupled to the data line of a non-selected sub-array. Thus the reference, which in the case of a MRAM type memory is preferably in close proximity to the location of the selected data, traverses a route to the sense amplifier that is impedance balanced with respect to the route taken by the data.</description><edition>7</edition><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040323&DB=EPODOC&CC=US&NR=6711068B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040323&DB=EPODOC&CC=US&NR=6711068B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIN HALBERT S</creatorcontrib><creatorcontrib>NAHAS JOSEPH J</creatorcontrib><creatorcontrib>ANDRE THOMAS W</creatorcontrib><creatorcontrib>GARNI BRAD J</creatorcontrib><creatorcontrib>SUBRAMANIAN CHITRA K</creatorcontrib><title>Balanced load memory and method of operation</title><description>A memory provides a sensing scheme that maintains impedance balance between the route that the data takes to the sense amplifier and the route the reference or references take to the sense amplifier. Each sub-array of the memory has an adjacent column decoder that couples data to a data line that is also adjacent to the sub-array and may be considered part of the column decoder. The data for the selected sub-array is routed to the sense amplifier via its adjacent data line. The reference that is part of the selected sub-array is coupled to the data line of a non-selected sub-array. Thus the reference, which in the case of a MRAM type memory is preferably in close proximity to the location of the selected data, traverses a route to the sense amplifier that is impedance balanced with respect to the route taken by the data.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBxSsxJzEtOTVHIyU9MUchNzc0vqlRIzAMxSzLyUxTy0xTyC1KLEksy8_N4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakl8aLCZuaGhgZmFk5ExEUoAH10pPA</recordid><startdate>20040323</startdate><enddate>20040323</enddate><creator>LIN HALBERT S</creator><creator>NAHAS JOSEPH J</creator><creator>ANDRE THOMAS W</creator><creator>GARNI BRAD J</creator><creator>SUBRAMANIAN CHITRA K</creator><scope>EVB</scope></search><sort><creationdate>20040323</creationdate><title>Balanced load memory and method of operation</title><author>LIN HALBERT S ; NAHAS JOSEPH J ; ANDRE THOMAS W ; GARNI BRAD J ; SUBRAMANIAN CHITRA K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6711068B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIN HALBERT S</creatorcontrib><creatorcontrib>NAHAS JOSEPH J</creatorcontrib><creatorcontrib>ANDRE THOMAS W</creatorcontrib><creatorcontrib>GARNI BRAD J</creatorcontrib><creatorcontrib>SUBRAMANIAN CHITRA K</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIN HALBERT S</au><au>NAHAS JOSEPH J</au><au>ANDRE THOMAS W</au><au>GARNI BRAD J</au><au>SUBRAMANIAN CHITRA K</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Balanced load memory and method of operation</title><date>2004-03-23</date><risdate>2004</risdate><abstract>A memory provides a sensing scheme that maintains impedance balance between the route that the data takes to the sense amplifier and the route the reference or references take to the sense amplifier. Each sub-array of the memory has an adjacent column decoder that couples data to a data line that is also adjacent to the sub-array and may be considered part of the column decoder. The data for the selected sub-array is routed to the sense amplifier via its adjacent data line. The reference that is part of the selected sub-array is coupled to the data line of a non-selected sub-array. Thus the reference, which in the case of a MRAM type memory is preferably in close proximity to the location of the selected data, traverses a route to the sense amplifier that is impedance balanced with respect to the route taken by the data.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US6711068B2 |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Balanced load memory and method of operation |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T09%3A52%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIN%20HALBERT%20S&rft.date=2004-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6711068B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |