Circuit and method for achieving hold time compatability between data-source devices coupled to a data-requesting device through a data bus

Circuit and method for achieving hold time compatability between data-source devices coupled to a data-requesting device through a data bus

A circuit and method for achieving hold time compatibility between data-source devices coupled to a data-requesting device through a data bus is provided. The circuit is made up of an impedance coupled to the data bus, and the value of that impedance is selected, based on a respective capacitance in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: STAVER DANIEL ARTHUR, FRANK PAUL ANDREW
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A circuit and method for achieving hold time compatibility between data-source devices coupled to a data-requesting device through a data bus is provided. The circuit is made up of an impedance coupled to the data bus, and the value of that impedance is selected, based on a respective capacitance in the data bus, to introduce a predetermined delay to data passing therethrough.