Method for utilizing virtual hardware descriptions to allow for multi-processor debugging in environments using varying processor revision levels
A method and apparatus for concurrent testing of a plurality of microprocessors, each of which may have a different revision, by creating an abstract base class which specifies the names of a plurality of tests, creating a derived class for each revision and defining each of the tests appropriately...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method and apparatus for concurrent testing of a plurality of microprocessors, each of which may have a different revision, by creating an abstract base class which specifies the names of a plurality of tests, creating a derived class for each revision and defining each of the tests appropriately for each of the derived classes, instantiating an object from one of the derived classes for each of the microprocessors and executing the tests by reference to the objects. A computer system is configured to be coupled to the microprocessors and, upon execution of a debug/test application on the computer system, the revision of each microprocessor is determined and an object is instantiated from the derived class corresponding to the revision. Each object is thereby dynamically bound to the tests defined for the derived class corresponding to the revision, and references to the tests via the objects automatically execute the test code specific to appropriate revision of the microprocessor. |
---|