Single-level store computer incorporating process-local address translation data structures

An apparatus, program product, and method perform address translation on a process-local, rather than system-wide, basis in a single-level store virtual memory management system using a plurality of process-local address translation data structures that are individually associated with particular so...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: LOEN LARRY WAYNE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LOEN LARRY WAYNE
description An apparatus, program product, and method perform address translation on a process-local, rather than system-wide, basis in a single-level store virtual memory management system using a plurality of process-local address translation data structures that are individually associated with particular software processes executing on a computer. By performing address translation on a process-by-process basis, many of the security concerns associated with system-wide address translation, e.g., attempting to access a virtual address for memory that has not been allocated for the associated process, are significantly reduced from the standpoint of accessing an address translation data structure, since it can be presumed that all of the information in a process-local address translation data structure was previously authorized for the process when added to the data structure. Relatively simpler and faster security checks can then be performed in association with accessing a process-local address translation data structure to minimize the processing delays associated with such accesses. In addition, with such a configuration, any additional security issues can be handled in additional fault handling processing that is executed less frequently than accesses to address translation data structures, such that such additional security processing has a reduced impact on system performance.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6430667B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6430667B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6430667B13</originalsourceid><addsrcrecordid>eNqNzDEKAjEQBdA0FqLeYS4QUFZiryj2q5XFMiSjLIyZMJl4flN4AKvP5z_-0j3GOb-YPNOHGKqJEkR5l2akMOcoWkTROoKiEqlWzxKRAVPS3sAUc-UuJENCw_6hLVrr49otnsiVNr9cObicb6erpyIT1YKRMtl0H8N-2IZwOO6GP8gXqW48ng</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Single-level store computer incorporating process-local address translation data structures</title><source>esp@cenet</source><creator>LOEN LARRY WAYNE</creator><creatorcontrib>LOEN LARRY WAYNE</creatorcontrib><description>An apparatus, program product, and method perform address translation on a process-local, rather than system-wide, basis in a single-level store virtual memory management system using a plurality of process-local address translation data structures that are individually associated with particular software processes executing on a computer. By performing address translation on a process-by-process basis, many of the security concerns associated with system-wide address translation, e.g., attempting to access a virtual address for memory that has not been allocated for the associated process, are significantly reduced from the standpoint of accessing an address translation data structure, since it can be presumed that all of the information in a process-local address translation data structure was previously authorized for the process when added to the data structure. Relatively simpler and faster security checks can then be performed in association with accessing a process-local address translation data structure to minimize the processing delays associated with such accesses. In addition, with such a configuration, any additional security issues can be handled in additional fault handling processing that is executed less frequently than accesses to address translation data structures, such that such additional security processing has a reduced impact on system performance.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020806&amp;DB=EPODOC&amp;CC=US&amp;NR=6430667B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020806&amp;DB=EPODOC&amp;CC=US&amp;NR=6430667B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LOEN LARRY WAYNE</creatorcontrib><title>Single-level store computer incorporating process-local address translation data structures</title><description>An apparatus, program product, and method perform address translation on a process-local, rather than system-wide, basis in a single-level store virtual memory management system using a plurality of process-local address translation data structures that are individually associated with particular software processes executing on a computer. By performing address translation on a process-by-process basis, many of the security concerns associated with system-wide address translation, e.g., attempting to access a virtual address for memory that has not been allocated for the associated process, are significantly reduced from the standpoint of accessing an address translation data structure, since it can be presumed that all of the information in a process-local address translation data structure was previously authorized for the process when added to the data structure. Relatively simpler and faster security checks can then be performed in association with accessing a process-local address translation data structure to minimize the processing delays associated with such accesses. In addition, with such a configuration, any additional security issues can be handled in additional fault handling processing that is executed less frequently than accesses to address translation data structures, such that such additional security processing has a reduced impact on system performance.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzDEKAjEQBdA0FqLeYS4QUFZiryj2q5XFMiSjLIyZMJl4flN4AKvP5z_-0j3GOb-YPNOHGKqJEkR5l2akMOcoWkTROoKiEqlWzxKRAVPS3sAUc-UuJENCw_6hLVrr49otnsiVNr9cObicb6erpyIT1YKRMtl0H8N-2IZwOO6GP8gXqW48ng</recordid><startdate>20020806</startdate><enddate>20020806</enddate><creator>LOEN LARRY WAYNE</creator><scope>EVB</scope></search><sort><creationdate>20020806</creationdate><title>Single-level store computer incorporating process-local address translation data structures</title><author>LOEN LARRY WAYNE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6430667B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LOEN LARRY WAYNE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LOEN LARRY WAYNE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Single-level store computer incorporating process-local address translation data structures</title><date>2002-08-06</date><risdate>2002</risdate><abstract>An apparatus, program product, and method perform address translation on a process-local, rather than system-wide, basis in a single-level store virtual memory management system using a plurality of process-local address translation data structures that are individually associated with particular software processes executing on a computer. By performing address translation on a process-by-process basis, many of the security concerns associated with system-wide address translation, e.g., attempting to access a virtual address for memory that has not been allocated for the associated process, are significantly reduced from the standpoint of accessing an address translation data structure, since it can be presumed that all of the information in a process-local address translation data structure was previously authorized for the process when added to the data structure. Relatively simpler and faster security checks can then be performed in association with accessing a process-local address translation data structure to minimize the processing delays associated with such accesses. In addition, with such a configuration, any additional security issues can be handled in additional fault handling processing that is executed less frequently than accesses to address translation data structures, such that such additional security processing has a reduced impact on system performance.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6430667B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Single-level store computer incorporating process-local address translation data structures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T13%3A28%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LOEN%20LARRY%20WAYNE&rft.date=2002-08-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6430667B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true