Self-aligned clock recovery circuit using a proportional phase detector with an integral frequency detector

A clock recovery circuit includes a sampling phase detector and frequency detector. The sample values generated in the phase detection portion of the clock recovery circuit and applied as inputs to the frequency detector to allow for frequency "cycle slips" to be detected and corrected without requiring the use of a separate circuit.