Non-integer frequency divider

A non-integer frequency divider that is capable of dividing an original clock frequency by a non-integer number into a desired target clock frequency. By this non-integer frequency divider, a phase-shifting circuit is first used to convert the original clock frequency into a predetermined number of phase-shifted versions of the original clock frequency with a predetermined phase difference. Then, a plurality of edge-triggered clock signal generators are used to generate a plurality of edge-triggered signals whose rising and falling edges are synchronized with the original clock frequency and its phase-shifted versions. Finally, a synthesis circuit is used to synthesize the edge-triggered signals into an output signal serving as the intended target clock frequency.