Wafer thickness compensation for interchip planarity

Wafer thickness compensation for interchip planarity

An integrated circuit package having a carrier and semiconductor circuit chips are disclosed. The carrier has a topography of mesas projected from its surface. Each of the semiconductor circuit chips has a device side surface and an opposite bottom surface, which has a topography of a recess convers...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: POGGE H. BERNHARD
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator POGGE H. BERNHARD
description An integrated circuit package having a carrier and semiconductor circuit chips are disclosed. The carrier has a topography of mesas projected from its surface. Each of the semiconductor circuit chips has a device side surface and an opposite bottom surface, which has a topography of a recess conversely matching a respective one of the mesas of the carrier for self-alignment positioning on the carrier. To offset the variation in the thickness of the semiconductor circuit chips, the width of the recess in each semiconductor circuit chip is controlled so that the alignment of the recess on its respective mesa elevates the bottom surface of the semiconductor circuit chip. Therefore, the device side surfaces of the semi conductor circuit chips are placed in the same plane.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6333553B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6333553B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6333553B13</originalsourceid><addsrcrecordid>eNrjZDAJT0xLLVIoychMzs5LLS5WSM7PLUjNK04syczPU0jLL1LIzCtJLUrOyCxQKMhJzEssyiyp5GFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBZsbGxqamxk6GxkQoAQAj-S01</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wafer thickness compensation for interchip planarity</title><source>esp@cenet</source><creator>POGGE H. BERNHARD</creator><creatorcontrib>POGGE H. BERNHARD</creatorcontrib><description>An integrated circuit package having a carrier and semiconductor circuit chips are disclosed. The carrier has a topography of mesas projected from its surface. Each of the semiconductor circuit chips has a device side surface and an opposite bottom surface, which has a topography of a recess conversely matching a respective one of the mesas of the carrier for self-alignment positioning on the carrier. To offset the variation in the thickness of the semiconductor circuit chips, the width of the recess in each semiconductor circuit chip is controlled so that the alignment of the recess on its respective mesa elevates the bottom surface of the semiconductor circuit chip. Therefore, the device side surfaces of the semi conductor circuit chips are placed in the same plane.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20011225&amp;DB=EPODOC&amp;CC=US&amp;NR=6333553B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20011225&amp;DB=EPODOC&amp;CC=US&amp;NR=6333553B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>POGGE H. BERNHARD</creatorcontrib><title>Wafer thickness compensation for interchip planarity</title><description>An integrated circuit package having a carrier and semiconductor circuit chips are disclosed. The carrier has a topography of mesas projected from its surface. Each of the semiconductor circuit chips has a device side surface and an opposite bottom surface, which has a topography of a recess conversely matching a respective one of the mesas of the carrier for self-alignment positioning on the carrier. To offset the variation in the thickness of the semiconductor circuit chips, the width of the recess in each semiconductor circuit chip is controlled so that the alignment of the recess on its respective mesa elevates the bottom surface of the semiconductor circuit chip. Therefore, the device side surfaces of the semi conductor circuit chips are placed in the same plane.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJT0xLLVIoychMzs5LLS5WSM7PLUjNK04syczPU0jLL1LIzCtJLUrOyCxQKMhJzEssyiyp5GFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBZsbGxqamxk6GxkQoAQAj-S01</recordid><startdate>20011225</startdate><enddate>20011225</enddate><creator>POGGE H. BERNHARD</creator><scope>EVB</scope></search><sort><creationdate>20011225</creationdate><title>Wafer thickness compensation for interchip planarity</title><author>POGGE H. BERNHARD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6333553B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>POGGE H. BERNHARD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>POGGE H. BERNHARD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wafer thickness compensation for interchip planarity</title><date>2001-12-25</date><risdate>2001</risdate><abstract>An integrated circuit package having a carrier and semiconductor circuit chips are disclosed. The carrier has a topography of mesas projected from its surface. Each of the semiconductor circuit chips has a device side surface and an opposite bottom surface, which has a topography of a recess conversely matching a respective one of the mesas of the carrier for self-alignment positioning on the carrier. To offset the variation in the thickness of the semiconductor circuit chips, the width of the recess in each semiconductor circuit chip is controlled so that the alignment of the recess on its respective mesa elevates the bottom surface of the semiconductor circuit chip. Therefore, the device side surfaces of the semi conductor circuit chips are placed in the same plane.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6333553B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Wafer thickness compensation for interchip planarity
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T19%3A18%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=POGGE%20H.%20BERNHARD&rft.date=2001-12-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6333553B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true