Spread spectrum synchronized receiver and synchronizing methods

Synchronized receiver circuitry and methods are provided for a spread-spectrum communications system which includes a transmitter for generating a data-modulated carrier signal encoded with a predetermined discrete-stepped, cyclical pseudo-random noise code sequence, and a receiver for despreading a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SAWYER RICHARD L, CAMPBELL VANCE D, BIDDULPH STUART, BUNKER PHILIP A, ANDRUS DAVID C
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Synchronized receiver circuitry and methods are provided for a spread-spectrum communications system which includes a transmitter for generating a data-modulated carrier signal encoded with a predetermined discrete-stepped, cyclical pseudo-random noise code sequence, and a receiver for despreading and demodulating the encoded spread-spectrum modulated carrier signal. The receiver has a pseudo-random noise code generator, a mixer connected to the pseudo-random noise code generator for mixing the encoded spread-spectrum modulated carrier signal with the code sequence provided by the pseudo/random noise code generator to despread the carrier signal, and an indicator in the receiver for generating a received signal strength indicator analog signal. The synchronized receiver includes a clock which provides a frequency output corresponding to the frequency of the clock driving the pseudo-random noise code generator in the transmitter. The synchronized receiver also has an analog-to-digital converter for converting the analog signal to a digital signal indicative of the best correlation between the frequency and PN phase of the transmitted modulated carrier signal and the received modulated carrier signal. The synchronized receiver also includes decoding circuitry connected to the clock and the analog-to-digital converter for sampling the analog signal received at each of a plurality of discrete steps in the PN code, and code chips for determining the peak step when the sampled signal reaches its maximum strength during the code sequence and chip partial period, and for aligning the receiver code sequence with the transmitted code sequence.