Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking

A computer processor which has an apparatus in its Execution Unit (E-unit) that detects a match between an opcode about to be executed and opcodes programmed into it by the computer manufacturer provides a method for alleviating design deficiencies in the processor. The E-unit further contains a mec...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	SLEGEL, TIMOTHY JOHN, CHECK, MARK ANTHONY
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	SLEGEL TIMOTHY JOHN CHECK MARK ANTHONY
description	A computer processor which has an apparatus in its Execution Unit (E-unit) that detects a match between an opcode about to be executed and opcodes programmed into it by the computer manufacturer provides a method for alleviating design deficiencies in the processor. The E-unit further contains a mechanism for transmitting the opcode and a desired action back to the Instruction Unit (I-unit) where it may be compared with the next instruction that is decoded. Furthermore, the E-unit opcode compare logic contains a mechanism for breaking infinite loops that may result. This E-unit opcode compare mechanism, may also be used for other purposes such as detecting invalid opcodes and other exception checking since it may allow for a faster cycle time of the processor than if this logic were implemented in the I-unit.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6092185A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6092185A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6092185A3</originalsourceid><addsrcrecordid>eNqFjL0KwkAQhNNYiPoM7gMY8AdFS5GInYVah3MzSRbj7XF3io9vovZWM8x8fP3EHx1rAWK9O-NBjVbCJJay9GElUqmerh7mJrZq51LasaPUhQkViOD4fZ6mkYL0YwtkbNtjDU94MVwUtcQ1uNMMk15pmoDRLwfJeJ-dd4cUTnMEZxgWMb-cVtPNfLZebhf_iTeZUkMd</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking</title><source>esp@cenet</source><creator>SLEGEL; TIMOTHY JOHN ; CHECK; MARK ANTHONY</creator><creatorcontrib>SLEGEL; TIMOTHY JOHN ; CHECK; MARK ANTHONY</creatorcontrib><description>A computer processor which has an apparatus in its Execution Unit (E-unit) that detects a match between an opcode about to be executed and opcodes programmed into it by the computer manufacturer provides a method for alleviating design deficiencies in the processor. The E-unit further contains a mechanism for transmitting the opcode and a desired action back to the Instruction Unit (I-unit) where it may be compared with the next instruction that is decoded. Furthermore, the E-unit opcode compare logic contains a mechanism for breaking infinite loops that may result. This E-unit opcode compare mechanism, may also be used for other purposes such as detecting invalid opcodes and other exception checking since it may allow for a faster cycle time of the processor than if this logic were implemented in the I-unit.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000718&DB=EPODOC&CC=US&NR=6092185A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000718&DB=EPODOC&CC=US&NR=6092185A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SLEGEL; TIMOTHY JOHN</creatorcontrib><creatorcontrib>CHECK; MARK ANTHONY</creatorcontrib><title>Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking</title><description>A computer processor which has an apparatus in its Execution Unit (E-unit) that detects a match between an opcode about to be executed and opcodes programmed into it by the computer manufacturer provides a method for alleviating design deficiencies in the processor. The E-unit further contains a mechanism for transmitting the opcode and a desired action back to the Instruction Unit (I-unit) where it may be compared with the next instruction that is decoded. Furthermore, the E-unit opcode compare logic contains a mechanism for breaking infinite loops that may result. This E-unit opcode compare mechanism, may also be used for other purposes such as detecting invalid opcodes and other exception checking since it may allow for a faster cycle time of the processor than if this logic were implemented in the I-unit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjL0KwkAQhNNYiPoM7gMY8AdFS5GInYVah3MzSRbj7XF3io9vovZWM8x8fP3EHx1rAWK9O-NBjVbCJJay9GElUqmerh7mJrZq51LasaPUhQkViOD4fZ6mkYL0YwtkbNtjDU94MVwUtcQ1uNMMk15pmoDRLwfJeJ-dd4cUTnMEZxgWMb-cVtPNfLZebhf_iTeZUkMd</recordid><startdate>20000718</startdate><enddate>20000718</enddate><creator>SLEGEL; TIMOTHY JOHN</creator><creator>CHECK; MARK ANTHONY</creator><scope>EVB</scope></search><sort><creationdate>20000718</creationdate><title>Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking</title><author>SLEGEL; TIMOTHY JOHN ; CHECK; MARK ANTHONY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6092185A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SLEGEL; TIMOTHY JOHN</creatorcontrib><creatorcontrib>CHECK; MARK ANTHONY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SLEGEL; TIMOTHY JOHN</au><au>CHECK; MARK ANTHONY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking</title><date>2000-07-18</date><risdate>2000</risdate><abstract>A computer processor which has an apparatus in its Execution Unit (E-unit) that detects a match between an opcode about to be executed and opcodes programmed into it by the computer manufacturer provides a method for alleviating design deficiencies in the processor. The E-unit further contains a mechanism for transmitting the opcode and a desired action back to the Instruction Unit (I-unit) where it may be compared with the next instruction that is decoded. Furthermore, the E-unit opcode compare logic contains a mechanism for breaking infinite loops that may result. This E-unit opcode compare mechanism, may also be used for other purposes such as detecting invalid opcodes and other exception checking since it may allow for a faster cycle time of the processor than if this logic were implemented in the I-unit.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US6092185A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Opcode compare logic in E-unit for breaking infinite loops, detecting invalid opcodes and other exception checking
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T01%3A02%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SLEGEL;%20TIMOTHY%20JOHN&rft.date=2000-07-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6092185A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true