Methods of using simultaneous test verification software

Methods of using simultaneous test verification software

Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SAYDE, RICHARD, GILBERT, BERNARD, WESTGATE, KEITH
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SAYDE
RICHARD
GILBERT
BERNARD
WESTGATE
KEITH
description Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion of the test is available for examination and execution at any given time. This allows errors to be found more quickly. Another embodiment contemplates more quickly testing a device initialization sequence by randomly establishing values for each state device, separately for each of the 32 tests, running the simulation, and then determining whether the state device values converge.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5870316A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5870316A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5870316A3</originalsourceid><addsrcrecordid>eNrjZLDwTS3JyE8pVshPUygtzsxLVyjOzC3NKUnMS80vLVYoSS0uUShLLcpMy0xOLMnMz1Mozk8rKU8sSuVhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaYW5gbGhmaOxoRVAACnli5r</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of using simultaneous test verification software</title><source>esp@cenet</source><creator>SAYDE; RICHARD ; GILBERT; BERNARD ; WESTGATE; KEITH</creator><creatorcontrib>SAYDE; RICHARD ; GILBERT; BERNARD ; WESTGATE; KEITH</creatorcontrib><description>Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion of the test is available for examination and execution at any given time. This allows errors to be found more quickly. Another embodiment contemplates more quickly testing a device initialization sequence by randomly establishing values for each state device, separately for each of the 32 tests, running the simulation, and then determining whether the state device values converge.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990209&amp;DB=EPODOC&amp;CC=US&amp;NR=5870316A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990209&amp;DB=EPODOC&amp;CC=US&amp;NR=5870316A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SAYDE; RICHARD</creatorcontrib><creatorcontrib>GILBERT; BERNARD</creatorcontrib><creatorcontrib>WESTGATE; KEITH</creatorcontrib><title>Methods of using simultaneous test verification software</title><description>Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion of the test is available for examination and execution at any given time. This allows errors to be found more quickly. Another embodiment contemplates more quickly testing a device initialization sequence by randomly establishing values for each state device, separately for each of the 32 tests, running the simulation, and then determining whether the state device values converge.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwTS3JyE8pVshPUygtzsxLVyjOzC3NKUnMS80vLVYoSS0uUShLLcpMy0xOLMnMz1Mozk8rKU8sSuVhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaYW5gbGhmaOxoRVAACnli5r</recordid><startdate>19990209</startdate><enddate>19990209</enddate><creator>SAYDE; RICHARD</creator><creator>GILBERT; BERNARD</creator><creator>WESTGATE; KEITH</creator><scope>EVB</scope></search><sort><creationdate>19990209</creationdate><title>Methods of using simultaneous test verification software</title><author>SAYDE; RICHARD ; GILBERT; BERNARD ; WESTGATE; KEITH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5870316A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SAYDE; RICHARD</creatorcontrib><creatorcontrib>GILBERT; BERNARD</creatorcontrib><creatorcontrib>WESTGATE; KEITH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SAYDE; RICHARD</au><au>GILBERT; BERNARD</au><au>WESTGATE; KEITH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of using simultaneous test verification software</title><date>1999-02-09</date><risdate>1999</risdate><abstract>Methods of speeding error analysis of electronic devices under test using simulation software that has the capability of simultaneously executing up to 32 tests on one image of the design model. One embodiment of the method contemplates executing the tests staggered in time so that a larger portion of the test is available for examination and execution at any given time. This allows errors to be found more quickly. Another embodiment contemplates more quickly testing a device initialization sequence by randomly establishing values for each state device, separately for each of the 32 tests, running the simulation, and then determining whether the state device values converge.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5870316A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Methods of using simultaneous test verification software
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T03%3A04%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SAYDE;%20RICHARD&rft.date=1999-02-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5870316A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true