Queued serial peripheral interface having multiple queues for use in a data processing system
Serial communication circuitry (10) having multiple queues (11-14) for use in a data processing system (95). Each queue (11-14) has multiple entries (52). Serial transfers from the multiple queues (11-14) are carried out under the control of global parameters (e.g. 205, 209), per-queue parameters (e...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Serial communication circuitry (10) having multiple queues (11-14) for use in a data processing system (95). Each queue (11-14) has multiple entries (52). Serial transfers from the multiple queues (11-14) are carried out under the control of global parameters (e.g. 205, 209), per-queue parameters (e.g. 211-212, 214-217), and per-entry parameters (e.g. 350-361). Each queue can be programmed to have a different set of per-queue parameters, and each entry within a queue can be programmed to have a different set of per-entry parameters. In addition, serial communication circuitry (10) can perform serial data transfers in response to the assertion of a trigger signal (30) from a source such as a timer (63) or a central processing unit (61). As a result, data transfers can be more precisely related to a particular timing signal or set of timing signals. |
---|