Arrangement for the summation of products of signals
In a circuit at least one of the signals (u[t] or i[t]) is transmitted to a signal input of a sigma-delta modulator operated at a first clock frequency (1/TS) the output of which is connected to at least one of two signal inputs of a multiplication/addition element (3). The arrangement is used for e...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | In a circuit at least one of the signals (u[t] or i[t]) is transmitted to a signal input of a sigma-delta modulator operated at a first clock frequency (1/TS) the output of which is connected to at least one of two signal inputs of a multiplication/addition element (3). The arrangement is used for example in electricity counters and makes it possible to calculate sums of products by means of simple shift and algebraic adding operations while maintaining closely the precision achievable with a classic multiplication. The arrangement is especially advantageous if the multiplications are done on a semiconductor chip. |
---|