Semiconductor integrated circuit having regularly arranged transistor basic cells

A semiconductor integrated circuit includes a chip having an element forming surface with a side thereof extending along a first direction, an output buffer portion provided on the element forming surface of the chip, a plurality of output transistors having different emitter areas provided on the e...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MASAYASU, HOJO, TAMAMURA, MASAYA, NOMURA, KATSUNOBU, SHIOTSU, SHINICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A semiconductor integrated circuit includes a chip having an element forming surface with a side thereof extending along a first direction, an output buffer portion provided on the element forming surface of the chip, a plurality of output transistors having different emitter areas provided on the element forming surface of the chip and arranged approximately in a line along a second direction, which is perpendicular to the first direction, and a pad provided on the element forming surface of the chip. An output circuit is formed by the output buffer portion, a portion or all of the output transistors and the pad. The output buffer portion, the output transistors and the pad are arranged approximately in a line along the second direction.