System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall

A computer system for controlling the mode of operation of a data cache. When a DMA state machine detects a DMA cycle to a memory block, the machine interrupts the processor so the processor sets a new value of the DMA state to control the mode of cache operation associated with the block.

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MILLIGAN, PATRICK S, DUBOIS, GERRY R, LANDRY, RONALD J, JETER, JAY D
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MILLIGAN PATRICK S DUBOIS GERRY R LANDRY RONALD J JETER JAY D
description	A computer system for controlling the mode of operation of a data cache. When a DMA state machine detects a DMA cycle to a memory block, the machine interrupts the processor so the processor sets a new value of the DMA state to control the mode of cache operation associated with the block.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5652915A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5652915A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5652915A3</originalsourceid><addsrcrecordid>eNqFi7sOwjAMRbswIOAb8A8wACoSY8VDLEyFuXJTp1SkcRR76cyP0yA2Bqb7OneavcpBlHqwHMGw18jOdb6FnhsCtsCBImrHPgWEBhXBoHkQ1CjUwDiIckwXHcvjtRgz6udbOzZPgXoAIdVfRDkZ5-bZxKITWnx1li3Pp9vhsqLAFUlAQ560upf5Lt_s13mx_U-8ARoHR9U</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall</title><source>esp@cenet</source><creator>MILLIGAN; PATRICK S ; DUBOIS; GERRY R ; LANDRY; RONALD J ; JETER; JAY D</creator><creatorcontrib>MILLIGAN; PATRICK S ; DUBOIS; GERRY R ; LANDRY; RONALD J ; JETER; JAY D</creatorcontrib><description>A computer system for controlling the mode of operation of a data cache. When a DMA state machine detects a DMA cycle to a memory block, the machine interrupts the processor so the processor sets a new value of the DMA state to control the mode of cache operation associated with the block.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970729&DB=EPODOC&CC=US&NR=5652915A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970729&DB=EPODOC&CC=US&NR=5652915A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MILLIGAN; PATRICK S</creatorcontrib><creatorcontrib>DUBOIS; GERRY R</creatorcontrib><creatorcontrib>LANDRY; RONALD J</creatorcontrib><creatorcontrib>JETER; JAY D</creatorcontrib><title>System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall</title><description>A computer system for controlling the mode of operation of a data cache. When a DMA state machine detects a DMA cycle to a memory block, the machine interrupts the processor so the processor sets a new value of the DMA state to control the mode of cache operation associated with the block.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFi7sOwjAMRbswIOAb8A8wACoSY8VDLEyFuXJTp1SkcRR76cyP0yA2Bqb7OneavcpBlHqwHMGw18jOdb6FnhsCtsCBImrHPgWEBhXBoHkQ1CjUwDiIckwXHcvjtRgz6udbOzZPgXoAIdVfRDkZ5-bZxKITWnx1li3Pp9vhsqLAFUlAQ560upf5Lt_s13mx_U-8ARoHR9U</recordid><startdate>19970729</startdate><enddate>19970729</enddate><creator>MILLIGAN; PATRICK S</creator><creator>DUBOIS; GERRY R</creator><creator>LANDRY; RONALD J</creator><creator>JETER; JAY D</creator><scope>EVB</scope></search><sort><creationdate>19970729</creationdate><title>System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall</title><author>MILLIGAN; PATRICK S ; DUBOIS; GERRY R ; LANDRY; RONALD J ; JETER; JAY D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5652915A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MILLIGAN; PATRICK S</creatorcontrib><creatorcontrib>DUBOIS; GERRY R</creatorcontrib><creatorcontrib>LANDRY; RONALD J</creatorcontrib><creatorcontrib>JETER; JAY D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MILLIGAN; PATRICK S</au><au>DUBOIS; GERRY R</au><au>LANDRY; RONALD J</au><au>JETER; JAY D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall</title><date>1997-07-29</date><risdate>1997</risdate><abstract>A computer system for controlling the mode of operation of a data cache. When a DMA state machine detects a DMA cycle to a memory block, the machine interrupts the processor so the processor sets a new value of the DMA state to control the mode of cache operation associated with the block.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US5652915A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T05%3A19%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MILLIGAN;%20PATRICK%20S&rft.date=1997-07-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5652915A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true