Fault-tolerant computer architecture

In order to perform a predetermined function, to detect failures, and to further perform the function after detection of a failure, a computer comprises two redundant processing chains and a monitoring device monitoring operating of the two chains, each chain comprising an acquisition circuit, a tra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LOISE, DOMINIQUE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In order to perform a predetermined function, to detect failures, and to further perform the function after detection of a failure, a computer comprises two redundant processing chains and a monitoring device monitoring operating of the two chains, each chain comprising an acquisition circuit, a transmission circuit, and a processor performing the function and monitoring operating of the acquisition and transmission circuits of the other chain, and of the monitoring device, and issuing operating statuses of the elements monitored, the computer further comprising a voting device receiving the operating statuses in order to determine which elements have actually broken down, and a selection device intended to only output from the computer the results provided by a chain operating properly.