Signal-processing circuit
A signal-processing circuit has the first reference-voltage setting circuit for setting a lower-limit reference voltage and an upper-limit reference voltage for the first A/D converter, a data-storing section for storing digital data obtained by the first A/D converter, and the second reference-volt...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SUGA KAZUYUKI |
| description | A signal-processing circuit has the first reference-voltage setting circuit for setting a lower-limit reference voltage and an upper-limit reference voltage for the first A/D converter, a data-storing section for storing digital data obtained by the first A/D converter, and the second reference-voltage setting circuit for setting a lower-limit reference voltage for the second A/D converter to a voltage that is lower than the voltage corresponding to the digital data stored in the data-storing section and that is higher than the lower-limit reference voltage set by the first reference-voltage setting circuit, as well as for setting an upper-limit reference voltage for the second A/D converter to a voltage that is higher than the voltage corresponding to the digital data stored in the data-storing section and that is lower than the upper-limit reference voltage set by the first reference-voltage setting circuit. Thus, the signal-processing circuit releases digital data based on the data obtained by the second A/D converter. This arrangement makes it possible to convert the analog data released from the line sensor into digital data at high speeds with high resolution and release the resulting data. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5606321A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5606321A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5606321A3</originalsourceid><addsrcrecordid>eNrjZJAMzkzPS8zRLSjKT04tLs7MS1dIzixKLs0s4WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpmYGZsZGho7GhFUAALTPIjM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Signal-processing circuit</title><source>esp@cenet</source><creator>SUGA; KAZUYUKI</creator><creatorcontrib>SUGA; KAZUYUKI</creatorcontrib><description>A signal-processing circuit has the first reference-voltage setting circuit for setting a lower-limit reference voltage and an upper-limit reference voltage for the first A/D converter, a data-storing section for storing digital data obtained by the first A/D converter, and the second reference-voltage setting circuit for setting a lower-limit reference voltage for the second A/D converter to a voltage that is lower than the voltage corresponding to the digital data stored in the data-storing section and that is higher than the lower-limit reference voltage set by the first reference-voltage setting circuit, as well as for setting an upper-limit reference voltage for the second A/D converter to a voltage that is higher than the voltage corresponding to the digital data stored in the data-storing section and that is lower than the upper-limit reference voltage set by the first reference-voltage setting circuit. Thus, the signal-processing circuit releases digital data based on the data obtained by the second A/D converter. This arrangement makes it possible to convert the analog data released from the line sensor into digital data at high speeds with high resolution and release the resulting data.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CODE CONVERSION IN GENERAL ; CODING ; COMPUTING ; COUNTING ; DECODING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970225&DB=EPODOC&CC=US&NR=5606321A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970225&DB=EPODOC&CC=US&NR=5606321A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUGA; KAZUYUKI</creatorcontrib><title>Signal-processing circuit</title><description>A signal-processing circuit has the first reference-voltage setting circuit for setting a lower-limit reference voltage and an upper-limit reference voltage for the first A/D converter, a data-storing section for storing digital data obtained by the first A/D converter, and the second reference-voltage setting circuit for setting a lower-limit reference voltage for the second A/D converter to a voltage that is lower than the voltage corresponding to the digital data stored in the data-storing section and that is higher than the lower-limit reference voltage set by the first reference-voltage setting circuit, as well as for setting an upper-limit reference voltage for the second A/D converter to a voltage that is higher than the voltage corresponding to the digital data stored in the data-storing section and that is lower than the upper-limit reference voltage set by the first reference-voltage setting circuit. Thus, the signal-processing circuit releases digital data based on the data obtained by the second A/D converter. This arrangement makes it possible to convert the analog data released from the line sensor into digital data at high speeds with high resolution and release the resulting data.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>DECODING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAMzkzPS8zRLSjKT04tLs7MS1dIzixKLs0s4WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpmYGZsZGho7GhFUAALTPIjM</recordid><startdate>19970225</startdate><enddate>19970225</enddate><creator>SUGA; KAZUYUKI</creator><scope>EVB</scope></search><sort><creationdate>19970225</creationdate><title>Signal-processing circuit</title><author>SUGA; KAZUYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5606321A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>DECODING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>SUGA; KAZUYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUGA; KAZUYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Signal-processing circuit</title><date>1997-02-25</date><risdate>1997</risdate><abstract>A signal-processing circuit has the first reference-voltage setting circuit for setting a lower-limit reference voltage and an upper-limit reference voltage for the first A/D converter, a data-storing section for storing digital data obtained by the first A/D converter, and the second reference-voltage setting circuit for setting a lower-limit reference voltage for the second A/D converter to a voltage that is lower than the voltage corresponding to the digital data stored in the data-storing section and that is higher than the lower-limit reference voltage set by the first reference-voltage setting circuit, as well as for setting an upper-limit reference voltage for the second A/D converter to a voltage that is higher than the voltage corresponding to the digital data stored in the data-storing section and that is lower than the upper-limit reference voltage set by the first reference-voltage setting circuit. Thus, the signal-processing circuit releases digital data based on the data obtained by the second A/D converter. This arrangement makes it possible to convert the analog data released from the line sensor into digital data at high speeds with high resolution and release the resulting data.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US5606321A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS PICTORIAL COMMUNICATION, e.g. TELEVISION |
| title | Signal-processing circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T02%3A20%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUGA;%20KAZUYUKI&rft.date=1997-02-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5606321A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |