Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system

Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system

The invention concerns a multiprocessor system comprising processors PU0 to PUn and a common main memory. The memory is logically divided into at least two banks M0 and M1 and is interconnected with the processors by a bus 110. By means of control lines 111 to 118 a bus protocol is established so th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GETZLAFF, KLAUS J, WILLE, UDO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GETZLAFF
KLAUS J
WILLE
UDO
description The invention concerns a multiprocessor system comprising processors PU0 to PUn and a common main memory. The memory is logically divided into at least two banks M0 and M1 and is interconnected with the processors by a bus 110. By means of control lines 111 to 118 a bus protocol is established so that one of said memory banks is accessed while another one of said banks is still busy.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5594876A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5594876A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5594876A3</originalsourceid><addsrcrecordid>eNqFjb0OwjAMhLswIOAZ8AswQfkZKwRiB-YqTdxiKYlL7CJ15clpETvTSXf33U2zd5Eq0mSUOEKbWNmyh5oTGKjIUUI7RsZD1cnXf5joPMUGjLUoAgmfHYoKKA-M54as8b4HRy9y6CBg4NQDxSENnVcaXkZwmJJeFMM8m9TGCy5-OsuW59PteFlhyyVKayxG1PJ-zfPDZr_bFuv_jQ8jtEo_</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system</title><source>esp@cenet</source><creator>GETZLAFF; KLAUS J ; WILLE; UDO</creator><creatorcontrib>GETZLAFF; KLAUS J ; WILLE; UDO</creatorcontrib><description>The invention concerns a multiprocessor system comprising processors PU0 to PUn and a common main memory. The memory is logically divided into at least two banks M0 and M1 and is interconnected with the processors by a bus 110. By means of control lines 111 to 118 a bus protocol is established so that one of said memory banks is accessed while another one of said banks is still busy.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970114&amp;DB=EPODOC&amp;CC=US&amp;NR=5594876A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19970114&amp;DB=EPODOC&amp;CC=US&amp;NR=5594876A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GETZLAFF; KLAUS J</creatorcontrib><creatorcontrib>WILLE; UDO</creatorcontrib><title>Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system</title><description>The invention concerns a multiprocessor system comprising processors PU0 to PUn and a common main memory. The memory is logically divided into at least two banks M0 and M1 and is interconnected with the processors by a bus 110. By means of control lines 111 to 118 a bus protocol is established so that one of said memory banks is accessed while another one of said banks is still busy.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjb0OwjAMhLswIOAZ8AswQfkZKwRiB-YqTdxiKYlL7CJ15clpETvTSXf33U2zd5Eq0mSUOEKbWNmyh5oTGKjIUUI7RsZD1cnXf5joPMUGjLUoAgmfHYoKKA-M54as8b4HRy9y6CBg4NQDxSENnVcaXkZwmJJeFMM8m9TGCy5-OsuW59PteFlhyyVKayxG1PJ-zfPDZr_bFuv_jQ8jtEo_</recordid><startdate>19970114</startdate><enddate>19970114</enddate><creator>GETZLAFF; KLAUS J</creator><creator>WILLE; UDO</creator><scope>EVB</scope></search><sort><creationdate>19970114</creationdate><title>Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system</title><author>GETZLAFF; KLAUS J ; WILLE; UDO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5594876A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GETZLAFF; KLAUS J</creatorcontrib><creatorcontrib>WILLE; UDO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GETZLAFF; KLAUS J</au><au>WILLE; UDO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system</title><date>1997-01-14</date><risdate>1997</risdate><abstract>The invention concerns a multiprocessor system comprising processors PU0 to PUn and a common main memory. The memory is logically divided into at least two banks M0 and M1 and is interconnected with the processors by a bus 110. By means of control lines 111 to 118 a bus protocol is established so that one of said memory banks is accessed while another one of said banks is still busy.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5594876A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Arbitration protocol for a bidirectional bus for handling access requests to a logically divided memory in a multiprocessor system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T00%3A42%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GETZLAFF;%20KLAUS%20J&rft.date=1997-01-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5594876A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true