PROM IC enabling a stricter memory cell margin test
A sense circuit includes a sense amplifier and a pull-up resistor circuit disposed on the input side of the sense amplifier. In response to a test selection signal, a read voltage applying circuit applies an external voltage to a selected memory cell and the total resistance of the resistor circuit...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A sense circuit includes a sense amplifier and a pull-up resistor circuit disposed on the input side of the sense amplifier. In response to a test selection signal, a read voltage applying circuit applies an external voltage to a selected memory cell and the total resistance of the resistor circuit is switched from a normal resistance to a smaller resistance for testing. Since the input side of the sense amplifier is pulled up through the resistor circuit with the resistance for testing, it is possible to detect the storage state of the selected memory cell under a stricter condition. |
|---|