Method and apparatus for managing packet FIFOS

A method and apparatus for transferring data between a main processor and its memory and a packet switch includes a first bus coupled to the main processor and its memory, a bidirectional first-in-first-out (FIFO) buffer coupled between the first bus and a second bus. The FIFO buffer having a first port connected to the first bus and a second port connected to the second bus. The apparatus further includes a communications processor, coupled to the second bus, a memory operatively coupled to the second bus, a first direct memory access (DMA) engine coupled between the first bus and the FIFO buffer for transferring data between the main processor and the FIFO buffer, a second direct memory access (DMA) engine coupled between the FIFO buffer and the second bus for transferring data between the FIFO buffer and the second bus, and a packet switch interface, operatively coupled between the second bus and the switch, for interfacing the second bus to the switch. The packets are communicated between the memory of the main processor and the switch in accordance with the communication protocol. The first and second DMA engines transfer data for the packets independently of each other.