Method of sequencing bus operations in a simplex switch
A sequencing scheme is provided for prioritizing bus operations occurring in simplex switches which interconnect subsystems in a data communications system, thereby yielding improved aggregate system data throughput. The sequencing scheme provides procedures which simultaneously accommodate (i) conc...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A sequencing scheme is provided for prioritizing bus operations occurring in simplex switches which interconnect subsystems in a data communications system, thereby yielding improved aggregate system data throughput. The sequencing scheme provides procedures which simultaneously accommodate (i) concurrently pending requests to a first control bus which processes only circuit switched operations and (ii) concurrently pending requests to a second control bus which processes only packet switched operations, in an order which optimizes link level control message throughput of the simplex switch. The control messages which are coordinated by the sequencing scheme include connect and disconnect requests, connect and disconnect request acknowledgments, and data acknowledgments. All connect request and disconnect requests are managed by a connection processing (CP) bus, which operates as a circuit switching bus, and all data acknowledgments and connect request acknowledgments from subsystems attached to a cascaded switch are made over an out-of-band (OB) bus, which operates as a packet switching bus. Because connect and disconnect operations over the CP bus can proceed independently of acknowledgment operations over the OB bus, the sequencing procedures for each of the control buses are permitted to operate independently and simultaneously. |
---|