Modified sign-magnitude DAC and method

A modified sign-magnitude DAC includes first internal DAC circuitry including a first number of bit switch circuits responsive to an input word including a sign bit and a digital data word. Each bit switch circuit is coupled to a corresponding current source transistor. Second internal DAC circuitry...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MUROTA, TOSHIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MUROTA
TOSHIO
description A modified sign-magnitude DAC includes first internal DAC circuitry including a first number of bit switch circuits responsive to an input word including a sign bit and a digital data word. Each bit switch circuit is coupled to a corresponding current source transistor. Second internal DAC circuitry includes the same number of bit switch circuits responsive to the input word. Each bit switch circuit of the second internal DAC circuitry is coupled to a corresponding current source transistor. The same number of binarily weighted bit current determining resistor circuits corresponding to bits of the digital data word are connected to a reference voltage conductor. The emitter of the current source transistor of each bit switch circuit of the first internal DAC circuitry is coupled by a first gain balancing resistor to the corresponding bit current determining resistor. The emitters of the current source transistor of each bit switch circuit of the second internal DAC circuitry is connected by a second gain balancing resistor to the same corresponding bit current determining resistor. The sharing of the bit current determining resistor reduces the number required by half, and also reduces the physical size of each by half, since its resistance is halved for the same bit current magnitude.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5257027A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5257027A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5257027A3</originalsourceid><addsrcrecordid>eNrjZFDzzU_JTMtMTVEozkzP081NTM_LLClNSVVwcXRWSMxLUchNLcnIT-FhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaZGpuYGRuaOxoRVAACTSiYo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Modified sign-magnitude DAC and method</title><source>esp@cenet</source><creator>MUROTA; TOSHIO</creator><creatorcontrib>MUROTA; TOSHIO</creatorcontrib><description>A modified sign-magnitude DAC includes first internal DAC circuitry including a first number of bit switch circuits responsive to an input word including a sign bit and a digital data word. Each bit switch circuit is coupled to a corresponding current source transistor. Second internal DAC circuitry includes the same number of bit switch circuits responsive to the input word. Each bit switch circuit of the second internal DAC circuitry is coupled to a corresponding current source transistor. The same number of binarily weighted bit current determining resistor circuits corresponding to bits of the digital data word are connected to a reference voltage conductor. The emitter of the current source transistor of each bit switch circuit of the first internal DAC circuitry is coupled by a first gain balancing resistor to the corresponding bit current determining resistor. The emitters of the current source transistor of each bit switch circuit of the second internal DAC circuitry is connected by a second gain balancing resistor to the same corresponding bit current determining resistor. The sharing of the bit current determining resistor reduces the number required by half, and also reduces the physical size of each by half, since its resistance is halved for the same bit current magnitude.</description><edition>5</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19931026&amp;DB=EPODOC&amp;CC=US&amp;NR=5257027A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19931026&amp;DB=EPODOC&amp;CC=US&amp;NR=5257027A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MUROTA; TOSHIO</creatorcontrib><title>Modified sign-magnitude DAC and method</title><description>A modified sign-magnitude DAC includes first internal DAC circuitry including a first number of bit switch circuits responsive to an input word including a sign bit and a digital data word. Each bit switch circuit is coupled to a corresponding current source transistor. Second internal DAC circuitry includes the same number of bit switch circuits responsive to the input word. Each bit switch circuit of the second internal DAC circuitry is coupled to a corresponding current source transistor. The same number of binarily weighted bit current determining resistor circuits corresponding to bits of the digital data word are connected to a reference voltage conductor. The emitter of the current source transistor of each bit switch circuit of the first internal DAC circuitry is coupled by a first gain balancing resistor to the corresponding bit current determining resistor. The emitters of the current source transistor of each bit switch circuit of the second internal DAC circuitry is connected by a second gain balancing resistor to the same corresponding bit current determining resistor. The sharing of the bit current determining resistor reduces the number required by half, and also reduces the physical size of each by half, since its resistance is halved for the same bit current magnitude.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDzzU_JTMtMTVEozkzP081NTM_LLClNSVVwcXRWSMxLUchNLcnIT-FhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaZGpuYGRuaOxoRVAACTSiYo</recordid><startdate>19931026</startdate><enddate>19931026</enddate><creator>MUROTA; TOSHIO</creator><scope>EVB</scope></search><sort><creationdate>19931026</creationdate><title>Modified sign-magnitude DAC and method</title><author>MUROTA; TOSHIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5257027A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1993</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>MUROTA; TOSHIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MUROTA; TOSHIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Modified sign-magnitude DAC and method</title><date>1993-10-26</date><risdate>1993</risdate><abstract>A modified sign-magnitude DAC includes first internal DAC circuitry including a first number of bit switch circuits responsive to an input word including a sign bit and a digital data word. Each bit switch circuit is coupled to a corresponding current source transistor. Second internal DAC circuitry includes the same number of bit switch circuits responsive to the input word. Each bit switch circuit of the second internal DAC circuitry is coupled to a corresponding current source transistor. The same number of binarily weighted bit current determining resistor circuits corresponding to bits of the digital data word are connected to a reference voltage conductor. The emitter of the current source transistor of each bit switch circuit of the first internal DAC circuitry is coupled by a first gain balancing resistor to the corresponding bit current determining resistor. The emitters of the current source transistor of each bit switch circuit of the second internal DAC circuitry is connected by a second gain balancing resistor to the same corresponding bit current determining resistor. The sharing of the bit current determining resistor reduces the number required by half, and also reduces the physical size of each by half, since its resistance is halved for the same bit current magnitude.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5257027A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
title Modified sign-magnitude DAC and method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T15%3A34%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MUROTA;%20TOSHIO&rft.date=1993-10-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5257027A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true