Computer address analyzer having a counter and memory locations each storing count value indicating occurrence of corresponding memory address

A computer monitoring device for recording the number of times address locations of a computer are accessed by a test program in order to determine if each available address is addressed by the test program and the frequency of the accesses. Omissions or low numbers of accesses reveal weak portions...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FETTEROLF, DAVID T, KIM, JOHN R, LINDROTH, JR., CLIFFORD A
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A computer monitoring device for recording the number of times address locations of a computer are accessed by a test program in order to determine if each available address is addressed by the test program and the frequency of the accesses. Omissions or low numbers of accesses reveal weak portions of the test program. The device is comprised of a probe for coupling to the address bus of the computer under test, a monitor computer and an address analyzer coupled to the probe and the monitor computer. The analyzer is comprised of a memory having at least one addressable location for every valid address that appears on the address bus. For each address received a fetch of a count stored at the location represented by that memory address is performed and the count is incremented by one and stored back into the memory at the accessed location.