Active dynamic memory cell

A dynamic memory cell comprises a storage transistor and an access transistor. The gate of the storage transistor is utilized as storage capacitor electrode, and is connected to its source by a high resistor. The drain of the storage is connected to a source of electrical potential (e.g., VCC). The...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LANCASTER, LOREN T
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LANCASTER
LOREN T
description A dynamic memory cell comprises a storage transistor and an access transistor. The gate of the storage transistor is utilized as storage capacitor electrode, and is connected to its source by a high resistor. The drain of the storage is connected to a source of electrical potential (e.g., VCC). The access transistor connects the source of the storage transistor to a bit line. This arrangement multiplies the effective capacitance of the gate storage capacitor, reducing the area required and hence making the structure more compact than a typical inactive (one transistor) DRAM cell. In a preferred embodiment, the resistor is formed to overlie the storage transistor, and the drain of the storage transistor is connected to VCC by means of the sidewall of a trench formed in the semiconductor substrate.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5003361A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5003361A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5003361A3</originalsourceid><addsrcrecordid>eNrjZJByTC7JLEtVSKnMS8zNTFbITc3NL6pUSE7NyeFhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaYGBsbGZoaOxoRVAAC5nSIp</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Active dynamic memory cell</title><source>esp@cenet</source><creator>LANCASTER; LOREN T</creator><creatorcontrib>LANCASTER; LOREN T</creatorcontrib><description>A dynamic memory cell comprises a storage transistor and an access transistor. The gate of the storage transistor is utilized as storage capacitor electrode, and is connected to its source by a high resistor. The drain of the storage is connected to a source of electrical potential (e.g., VCC). The access transistor connects the source of the storage transistor to a bit line. This arrangement multiplies the effective capacitance of the gate storage capacitor, reducing the area required and hence making the structure more compact than a typical inactive (one transistor) DRAM cell. In a preferred embodiment, the resistor is formed to overlie the storage transistor, and the drain of the storage transistor is connected to VCC by means of the sidewall of a trench formed in the semiconductor substrate.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19910326&amp;DB=EPODOC&amp;CC=US&amp;NR=5003361A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19910326&amp;DB=EPODOC&amp;CC=US&amp;NR=5003361A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LANCASTER; LOREN T</creatorcontrib><title>Active dynamic memory cell</title><description>A dynamic memory cell comprises a storage transistor and an access transistor. The gate of the storage transistor is utilized as storage capacitor electrode, and is connected to its source by a high resistor. The drain of the storage is connected to a source of electrical potential (e.g., VCC). The access transistor connects the source of the storage transistor to a bit line. This arrangement multiplies the effective capacitance of the gate storage capacitor, reducing the area required and hence making the structure more compact than a typical inactive (one transistor) DRAM cell. In a preferred embodiment, the resistor is formed to overlie the storage transistor, and the drain of the storage transistor is connected to VCC by means of the sidewall of a trench formed in the semiconductor substrate.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJByTC7JLEtVSKnMS8zNTFbITc3NL6pUSE7NyeFhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwaYGBsbGZoaOxoRVAAC5nSIp</recordid><startdate>19910326</startdate><enddate>19910326</enddate><creator>LANCASTER; LOREN T</creator><scope>EVB</scope></search><sort><creationdate>19910326</creationdate><title>Active dynamic memory cell</title><author>LANCASTER; LOREN T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5003361A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>LANCASTER; LOREN T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LANCASTER; LOREN T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Active dynamic memory cell</title><date>1991-03-26</date><risdate>1991</risdate><abstract>A dynamic memory cell comprises a storage transistor and an access transistor. The gate of the storage transistor is utilized as storage capacitor electrode, and is connected to its source by a high resistor. The drain of the storage is connected to a source of electrical potential (e.g., VCC). The access transistor connects the source of the storage transistor to a bit line. This arrangement multiplies the effective capacitance of the gate storage capacitor, reducing the area required and hence making the structure more compact than a typical inactive (one transistor) DRAM cell. In a preferred embodiment, the resistor is formed to overlie the storage transistor, and the drain of the storage transistor is connected to VCC by means of the sidewall of a trench formed in the semiconductor substrate.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5003361A
source esp@cenet
subjects ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
title Active dynamic memory cell
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T11%3A10%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LANCASTER;%20LOREN%20T&rft.date=1991-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5003361A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true