Personalizable CMOS gate array device and technique

An integrated circuit device comprising a collection of semiconductor elements and fusible links interconnecting the collection of semiconductor elements, whereby selective fusing of the fusible links defines the electronic function provided by the collection of semiconductor elements. Such semicond...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ORBACH, ZVI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An integrated circuit device comprising a collection of semiconductor elements and fusible links interconnecting the collection of semiconductor elements, whereby selective fusing of the fusible links defines the electronic function provided by the collection of semiconductor elements. Such semiconductor elements are typically transistors.