Single bit storage and retrieval with transition intelligence

A peripheral processor for a central processing unit is in the form of a memory which is repetitively loaded with data scanning an array. The processor performs predefined logical operations between respective elements of successive scans of data. Preferably address signals sent to the peripheral pr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CONNERS, JOHN P
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A peripheral processor for a central processing unit is in the form of a memory which is repetitively loaded with data scanning an array. The processor performs predefined logical operations between respective elements of successive scans of data. Preferably address signals sent to the peripheral processor via a preassigned set of address lines specify a desired one of a plurality of predetermined logical operations. Logical operations may also be performed when data is written to processor memory as well as read from the processor. A memory shift register, for example, automatically transfers original data from present scan memory to past scan memory when new data is loaded into present scan memory. In the field of machine control, the processor permits single-bit storage and retrieval with respect to a byte oriented memory and also detects individual bit transitions, thereby facilitating manipulation of single bit input/output data and the conditioning of machine control operations based on the occurrence of bit transitions.