Multiple bit output dynamic random-access memory

Multiple bit output dynamic random-access memory

A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitratio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SPADERNA, DIETER W, FLANNAGAN, STEPHEN T, REESE, EDMUND A
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SPADERNA
DIETER W
FLANNAGAN
STEPHEN T
REESE
EDMUND A
description A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4453237A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4453237A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4453237A3</originalsourceid><addsrcrecordid>eNrjZDDwLc0pySzISVVIyixRyC8tKSgtUUipzEvMzUxWKErMS8nP1U1MTk4tLlbITc3NL6rkYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocEmJqbGRsbmjsaEVQAA3ZIq8w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiple bit output dynamic random-access memory</title><source>esp@cenet</source><creator>SPADERNA; DIETER W ; FLANNAGAN; STEPHEN T ; REESE; EDMUND A</creator><creatorcontrib>SPADERNA; DIETER W ; FLANNAGAN; STEPHEN T ; REESE; EDMUND A</creatorcontrib><description>A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840605&amp;DB=EPODOC&amp;CC=US&amp;NR=4453237A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840605&amp;DB=EPODOC&amp;CC=US&amp;NR=4453237A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SPADERNA; DIETER W</creatorcontrib><creatorcontrib>FLANNAGAN; STEPHEN T</creatorcontrib><creatorcontrib>REESE; EDMUND A</creatorcontrib><title>Multiple bit output dynamic random-access memory</title><description>A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDwLc0pySzISVVIyixRyC8tKSgtUUipzEvMzUxWKErMS8nP1U1MTk4tLlbITc3NL6rkYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocEmJqbGRsbmjsaEVQAA3ZIq8w</recordid><startdate>19840605</startdate><enddate>19840605</enddate><creator>SPADERNA; DIETER W</creator><creator>FLANNAGAN; STEPHEN T</creator><creator>REESE; EDMUND A</creator><scope>EVB</scope></search><sort><creationdate>19840605</creationdate><title>Multiple bit output dynamic random-access memory</title><author>SPADERNA; DIETER W ; FLANNAGAN; STEPHEN T ; REESE; EDMUND A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4453237A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>SPADERNA; DIETER W</creatorcontrib><creatorcontrib>FLANNAGAN; STEPHEN T</creatorcontrib><creatorcontrib>REESE; EDMUND A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SPADERNA; DIETER W</au><au>FLANNAGAN; STEPHEN T</au><au>REESE; EDMUND A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiple bit output dynamic random-access memory</title><date>1984-06-05</date><risdate>1984</risdate><abstract>A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US4453237A
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Multiple bit output dynamic random-access memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T01%3A35%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SPADERNA;%20DIETER%20W&rft.date=1984-06-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4453237A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true