Crosspoint bias circuit arrangement
A semiconductor transmission circuit arrangement which utilizes symmetrical transmission transistors and bias circuitry which exhibits a high output impedance and is arranged to maintain equal d.c. bias currents in the base and the emitter/collectors of the transmission transistor. A multiple collec...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A semiconductor transmission circuit arrangement which utilizes symmetrical transmission transistors and bias circuitry which exhibits a high output impedance and is arranged to maintain equal d.c. bias currents in the base and the emitter/collectors of the transmission transistor. A multiple collector transistor is utilized as a primary current source and a current mirror circuit is used as a control arrangement. |
|---|