CLOCK APPARATUS AND DATA PROCESSING SYSTEM
Disclosed is a clock apparatus for use in a data processing system. The clock pulse width is made substantially equal to the maximum latch delay (MLD) plus the clock skew (CS) for obtaining the minimum number of circuits relative to the maximum clock frequency.
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | GRANT G,US |
| description | Disclosed is a clock apparatus for use in a data processing system. The clock pulse width is made substantially equal to the maximum latch delay (MLD) plus the clock skew (CS) for obtaining the minimum number of circuits relative to the maximum clock frequency. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US3792362A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US3792362A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US3792362A3</originalsourceid><addsrcrecordid>eNrjZNBy9vF39lZwDAhwDHIMCQ1WcPRzUXBxDHFUCAjyd3YNDvb0c1cIjgwOcfXlYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocHG5pZGxmZGjsaEVQAAxP8kBw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CLOCK APPARATUS AND DATA PROCESSING SYSTEM</title><source>esp@cenet</source><creator>GRANT G,US</creator><creatorcontrib>GRANT G,US</creatorcontrib><description>Disclosed is a clock apparatus for use in a data processing system. The clock pulse width is made substantially equal to the maximum latch delay (MLD) plus the clock skew (CS) for obtaining the minimum number of circuits relative to the maximum clock frequency.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; HANDLING RECORD CARRIERS ; IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS ; PHYSICS ; PRESENTATION OF DATA ; PULSE TECHNIQUE ; RECOGNITION OF DATA ; RECORD CARRIERS ; RESONATORS</subject><creationdate>1974</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19740212&DB=EPODOC&CC=US&NR=3792362A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19740212&DB=EPODOC&CC=US&NR=3792362A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GRANT G,US</creatorcontrib><title>CLOCK APPARATUS AND DATA PROCESSING SYSTEM</title><description>Disclosed is a clock apparatus for use in a data processing system. The clock pulse width is made substantially equal to the maximum latch delay (MLD) plus the clock skew (CS) for obtaining the minimum number of circuits relative to the maximum clock frequency.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>HANDLING RECORD CARRIERS</subject><subject>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</subject><subject>PHYSICS</subject><subject>PRESENTATION OF DATA</subject><subject>PULSE TECHNIQUE</subject><subject>RECOGNITION OF DATA</subject><subject>RECORD CARRIERS</subject><subject>RESONATORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1974</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBy9vF39lZwDAhwDHIMCQ1WcPRzUXBxDHFUCAjyd3YNDvb0c1cIjgwOcfXlYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocHG5pZGxmZGjsaEVQAAxP8kBw</recordid><startdate>19740212</startdate><enddate>19740212</enddate><creator>GRANT G,US</creator><scope>EVB</scope></search><sort><creationdate>19740212</creationdate><title>CLOCK APPARATUS AND DATA PROCESSING SYSTEM</title><author>GRANT G,US</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US3792362A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1974</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>HANDLING RECORD CARRIERS</topic><topic>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</topic><topic>PHYSICS</topic><topic>PRESENTATION OF DATA</topic><topic>PULSE TECHNIQUE</topic><topic>RECOGNITION OF DATA</topic><topic>RECORD CARRIERS</topic><topic>RESONATORS</topic><toplevel>online_resources</toplevel><creatorcontrib>GRANT G,US</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GRANT G,US</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CLOCK APPARATUS AND DATA PROCESSING SYSTEM</title><date>1974-02-12</date><risdate>1974</risdate><abstract>Disclosed is a clock apparatus for use in a data processing system. The clock pulse width is made substantially equal to the maximum latch delay (MLD) plus the clock skew (CS) for obtaining the minimum number of circuits relative to the maximum clock frequency.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US3792362A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY HANDLING RECORD CARRIERS IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS PHYSICS PRESENTATION OF DATA PULSE TECHNIQUE RECOGNITION OF DATA RECORD CARRIERS RESONATORS |
| title | CLOCK APPARATUS AND DATA PROCESSING SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T13%3A27%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GRANT%20G,US&rft.date=1974-02-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS3792362A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |