SEMICONDUCTOR DEVICE

An example semiconductor device includes an active region extending in a first direction and including first conductivity-type impurities, an ion doped region extending in the first direction in the active region and including second conductivity-type impurities, a gate structure extending in a seco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Park, Woosung, Choi, Jinyoung, Jo, Minseok, Park, Jiwon, Lee, Junyoup
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Park, Woosung
Choi, Jinyoung
Jo, Minseok
Park, Jiwon
Lee, Junyoup
description An example semiconductor device includes an active region extending in a first direction and including first conductivity-type impurities, an ion doped region extending in the first direction in the active region and including second conductivity-type impurities, a gate structure extending in a second direction, intersecting the first direction, disposed on the active region and traversing the active region, a source/drain region on the active region on at least one side of the gate structure, a device isolation layer surrounding the active region, an interlayer insulating layer on the device isolation layer and covering the gate structure and the source/drain region, a vertical power structure extending in a third direction, perpendicular to the first and second directions, and passing through the device isolation layer and the interlayer insulating layer, and a bottom wiring connected to the vertical power structure and contacting a bottom surface of the active region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024371762A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024371762A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024371762A13</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRibG5obmZkaOhsbEqQIA_WIfog</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>Park, Woosung ; Choi, Jinyoung ; Jo, Minseok ; Park, Jiwon ; Lee, Junyoup</creator><creatorcontrib>Park, Woosung ; Choi, Jinyoung ; Jo, Minseok ; Park, Jiwon ; Lee, Junyoup</creatorcontrib><description>An example semiconductor device includes an active region extending in a first direction and including first conductivity-type impurities, an ion doped region extending in the first direction in the active region and including second conductivity-type impurities, a gate structure extending in a second direction, intersecting the first direction, disposed on the active region and traversing the active region, a source/drain region on the active region on at least one side of the gate structure, a device isolation layer surrounding the active region, an interlayer insulating layer on the device isolation layer and covering the gate structure and the source/drain region, a vertical power structure extending in a third direction, perpendicular to the first and second directions, and passing through the device isolation layer and the interlayer insulating layer, and a bottom wiring connected to the vertical power structure and contacting a bottom surface of the active region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241107&amp;DB=EPODOC&amp;CC=US&amp;NR=2024371762A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241107&amp;DB=EPODOC&amp;CC=US&amp;NR=2024371762A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Park, Woosung</creatorcontrib><creatorcontrib>Choi, Jinyoung</creatorcontrib><creatorcontrib>Jo, Minseok</creatorcontrib><creatorcontrib>Park, Jiwon</creatorcontrib><creatorcontrib>Lee, Junyoup</creatorcontrib><title>SEMICONDUCTOR DEVICE</title><description>An example semiconductor device includes an active region extending in a first direction and including first conductivity-type impurities, an ion doped region extending in the first direction in the active region and including second conductivity-type impurities, a gate structure extending in a second direction, intersecting the first direction, disposed on the active region and traversing the active region, a source/drain region on the active region on at least one side of the gate structure, a device isolation layer surrounding the active region, an interlayer insulating layer on the device isolation layer and covering the gate structure and the source/drain region, a vertical power structure extending in a third direction, perpendicular to the first and second directions, and passing through the device isolation layer and the interlayer insulating layer, and a bottom wiring connected to the vertical power structure and contacting a bottom surface of the active region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRibG5obmZkaOhsbEqQIA_WIfog</recordid><startdate>20241107</startdate><enddate>20241107</enddate><creator>Park, Woosung</creator><creator>Choi, Jinyoung</creator><creator>Jo, Minseok</creator><creator>Park, Jiwon</creator><creator>Lee, Junyoup</creator><scope>EVB</scope></search><sort><creationdate>20241107</creationdate><title>SEMICONDUCTOR DEVICE</title><author>Park, Woosung ; Choi, Jinyoung ; Jo, Minseok ; Park, Jiwon ; Lee, Junyoup</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024371762A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Park, Woosung</creatorcontrib><creatorcontrib>Choi, Jinyoung</creatorcontrib><creatorcontrib>Jo, Minseok</creatorcontrib><creatorcontrib>Park, Jiwon</creatorcontrib><creatorcontrib>Lee, Junyoup</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Park, Woosung</au><au>Choi, Jinyoung</au><au>Jo, Minseok</au><au>Park, Jiwon</au><au>Lee, Junyoup</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE</title><date>2024-11-07</date><risdate>2024</risdate><abstract>An example semiconductor device includes an active region extending in a first direction and including first conductivity-type impurities, an ion doped region extending in the first direction in the active region and including second conductivity-type impurities, a gate structure extending in a second direction, intersecting the first direction, disposed on the active region and traversing the active region, a source/drain region on the active region on at least one side of the gate structure, a device isolation layer surrounding the active region, an interlayer insulating layer on the device isolation layer and covering the gate structure and the source/drain region, a vertical power structure extending in a third direction, perpendicular to the first and second directions, and passing through the device isolation layer and the interlayer insulating layer, and a bottom wiring connected to the vertical power structure and contacting a bottom surface of the active region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024371762A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T20%3A28%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Park,%20Woosung&rft.date=2024-11-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024371762A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true