Alleviating Memory-Access Congestion in Network Devices

A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks includ...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Weiner, Michael, Burstein, Idan, Shpigelman, Yuval, Urman, Avi, Hermony, Amit
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Weiner, Michael
Burstein, Idan
Shpigelman, Yuval
Urman, Avi
Hermony, Amit
description A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks including communicating one or more packet flows over the network. The memory-network congestion controller is to identify a memory-access congestion, which occurs in accessing the shared memory by one or more of the processing tasks, and to alleviate the memory-access congestion by causing a reduction in a communication rate of at least one of the packet flows.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024364633A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024364633A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024364633A13</originalsourceid><addsrcrecordid>eNrjZDB3zMlJLctMLMnMS1fwTc3NL6rUdUxOTi0uVnDOz0tPLS7JzM9TyMxT8EstKc8vylZwAaoGSvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDIxNjMxMzY2NHQ2PiVAEAfB0uuQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Alleviating Memory-Access Congestion in Network Devices</title><source>esp@cenet</source><creator>Weiner, Michael ; Burstein, Idan ; Shpigelman, Yuval ; Urman, Avi ; Hermony, Amit</creator><creatorcontrib>Weiner, Michael ; Burstein, Idan ; Shpigelman, Yuval ; Urman, Avi ; Hermony, Amit</creatorcontrib><description>A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks including communicating one or more packet flows over the network. The memory-network congestion controller is to identify a memory-access congestion, which occurs in accessing the shared memory by one or more of the processing tasks, and to alleviate the memory-access congestion by causing a reduction in a communication rate of at least one of the packet flows.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241031&amp;DB=EPODOC&amp;CC=US&amp;NR=2024364633A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241031&amp;DB=EPODOC&amp;CC=US&amp;NR=2024364633A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Weiner, Michael</creatorcontrib><creatorcontrib>Burstein, Idan</creatorcontrib><creatorcontrib>Shpigelman, Yuval</creatorcontrib><creatorcontrib>Urman, Avi</creatorcontrib><creatorcontrib>Hermony, Amit</creatorcontrib><title>Alleviating Memory-Access Congestion in Network Devices</title><description>A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks including communicating one or more packet flows over the network. The memory-network congestion controller is to identify a memory-access congestion, which occurs in accessing the shared memory by one or more of the processing tasks, and to alleviate the memory-access congestion by causing a reduction in a communication rate of at least one of the packet flows.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB3zMlJLctMLMnMS1fwTc3NL6rUdUxOTi0uVnDOz0tPLS7JzM9TyMxT8EstKc8vylZwAaoGSvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDIxNjMxMzY2NHQ2PiVAEAfB0uuQ</recordid><startdate>20241031</startdate><enddate>20241031</enddate><creator>Weiner, Michael</creator><creator>Burstein, Idan</creator><creator>Shpigelman, Yuval</creator><creator>Urman, Avi</creator><creator>Hermony, Amit</creator><scope>EVB</scope></search><sort><creationdate>20241031</creationdate><title>Alleviating Memory-Access Congestion in Network Devices</title><author>Weiner, Michael ; Burstein, Idan ; Shpigelman, Yuval ; Urman, Avi ; Hermony, Amit</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024364633A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Weiner, Michael</creatorcontrib><creatorcontrib>Burstein, Idan</creatorcontrib><creatorcontrib>Shpigelman, Yuval</creatorcontrib><creatorcontrib>Urman, Avi</creatorcontrib><creatorcontrib>Hermony, Amit</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Weiner, Michael</au><au>Burstein, Idan</au><au>Shpigelman, Yuval</au><au>Urman, Avi</au><au>Hermony, Amit</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Alleviating Memory-Access Congestion in Network Devices</title><date>2024-10-31</date><risdate>2024</risdate><abstract>A network device includes one or more ports, processing circuitry, and a memory-network congestion controller. The one or more ports are to connect to a network. The processing circuitry is to run a plurality of processing tasks that access a shared memory, one or more of the processing tasks including communicating one or more packet flows over the network. The memory-network congestion controller is to identify a memory-access congestion, which occurs in accessing the shared memory by one or more of the processing tasks, and to alleviate the memory-access congestion by causing a reduction in a communication rate of at least one of the packet flows.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024364633A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Alleviating Memory-Access Congestion in Network Devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T19%3A09%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Weiner,%20Michael&rft.date=2024-10-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024364633A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true