Semiconductor Device and Methods of Forming the Same
In an embodiment, a method includes forming a first semiconductor fin and a second semiconductor fin over a front-side of a substrate; etching a first recess in the first semiconductor fin and a second recess in the second semiconductor fin; forming a first epitaxial region in the first recess and f...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Pai, Chia-Ling Lin, Pinyen Lo, Yi-Chen Shih, Ding-Kang Hung, Tsungyu Tsai, Pang-Yen Lin, Li-Te |
| description | In an embodiment, a method includes forming a first semiconductor fin and a second semiconductor fin over a front-side of a substrate; etching a first recess in the first semiconductor fin and a second recess in the second semiconductor fin; forming a first epitaxial region in the first recess and first epitaxial nodules along sidewalls of the first recess; forming a second epitaxial region in the second recess and second epitaxial nodules along sidewalls of the second recess; flowing first precursors to remove the first epitaxial nodules; depositing an interlayer dielectric over the first epitaxial region and the second epitaxial region; etching a first opening in the interlayer dielectric to expose the first epitaxial region; forming a first epitaxial cap on the first epitaxial region and third epitaxial nodules over the interlayer dielectric; and flowing second precursors to remove the third epitaxial nodules. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024282569A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024282569A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024282569A13</originalsourceid><addsrcrecordid>eNrjZDAJTs3NTM7PSylNLskvUnBJLctMTlVIzEtR8E0tychPKVbIT1Nwyy_KzcxLVyjJSFUITsxN5WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJkYWRqZmlo6GxsSpAgCk0i0j</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor Device and Methods of Forming the Same</title><source>esp@cenet</source><creator>Pai, Chia-Ling ; Lin, Pinyen ; Lo, Yi-Chen ; Shih, Ding-Kang ; Hung, Tsungyu ; Tsai, Pang-Yen ; Lin, Li-Te</creator><creatorcontrib>Pai, Chia-Ling ; Lin, Pinyen ; Lo, Yi-Chen ; Shih, Ding-Kang ; Hung, Tsungyu ; Tsai, Pang-Yen ; Lin, Li-Te</creatorcontrib><description>In an embodiment, a method includes forming a first semiconductor fin and a second semiconductor fin over a front-side of a substrate; etching a first recess in the first semiconductor fin and a second recess in the second semiconductor fin; forming a first epitaxial region in the first recess and first epitaxial nodules along sidewalls of the first recess; forming a second epitaxial region in the second recess and second epitaxial nodules along sidewalls of the second recess; flowing first precursors to remove the first epitaxial nodules; depositing an interlayer dielectric over the first epitaxial region and the second epitaxial region; etching a first opening in the interlayer dielectric to expose the first epitaxial region; forming a first epitaxial cap on the first epitaxial region and third epitaxial nodules over the interlayer dielectric; and flowing second precursors to remove the third epitaxial nodules.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240822&DB=EPODOC&CC=US&NR=2024282569A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240822&DB=EPODOC&CC=US&NR=2024282569A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Pai, Chia-Ling</creatorcontrib><creatorcontrib>Lin, Pinyen</creatorcontrib><creatorcontrib>Lo, Yi-Chen</creatorcontrib><creatorcontrib>Shih, Ding-Kang</creatorcontrib><creatorcontrib>Hung, Tsungyu</creatorcontrib><creatorcontrib>Tsai, Pang-Yen</creatorcontrib><creatorcontrib>Lin, Li-Te</creatorcontrib><title>Semiconductor Device and Methods of Forming the Same</title><description>In an embodiment, a method includes forming a first semiconductor fin and a second semiconductor fin over a front-side of a substrate; etching a first recess in the first semiconductor fin and a second recess in the second semiconductor fin; forming a first epitaxial region in the first recess and first epitaxial nodules along sidewalls of the first recess; forming a second epitaxial region in the second recess and second epitaxial nodules along sidewalls of the second recess; flowing first precursors to remove the first epitaxial nodules; depositing an interlayer dielectric over the first epitaxial region and the second epitaxial region; etching a first opening in the interlayer dielectric to expose the first epitaxial region; forming a first epitaxial cap on the first epitaxial region and third epitaxial nodules over the interlayer dielectric; and flowing second precursors to remove the third epitaxial nodules.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJTs3NTM7PSylNLskvUnBJLctMTlVIzEtR8E0tychPKVbIT1Nwyy_KzcxLVyjJSFUITsxN5WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJkYWRqZmlo6GxsSpAgCk0i0j</recordid><startdate>20240822</startdate><enddate>20240822</enddate><creator>Pai, Chia-Ling</creator><creator>Lin, Pinyen</creator><creator>Lo, Yi-Chen</creator><creator>Shih, Ding-Kang</creator><creator>Hung, Tsungyu</creator><creator>Tsai, Pang-Yen</creator><creator>Lin, Li-Te</creator><scope>EVB</scope></search><sort><creationdate>20240822</creationdate><title>Semiconductor Device and Methods of Forming the Same</title><author>Pai, Chia-Ling ; Lin, Pinyen ; Lo, Yi-Chen ; Shih, Ding-Kang ; Hung, Tsungyu ; Tsai, Pang-Yen ; Lin, Li-Te</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024282569A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Pai, Chia-Ling</creatorcontrib><creatorcontrib>Lin, Pinyen</creatorcontrib><creatorcontrib>Lo, Yi-Chen</creatorcontrib><creatorcontrib>Shih, Ding-Kang</creatorcontrib><creatorcontrib>Hung, Tsungyu</creatorcontrib><creatorcontrib>Tsai, Pang-Yen</creatorcontrib><creatorcontrib>Lin, Li-Te</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pai, Chia-Ling</au><au>Lin, Pinyen</au><au>Lo, Yi-Chen</au><au>Shih, Ding-Kang</au><au>Hung, Tsungyu</au><au>Tsai, Pang-Yen</au><au>Lin, Li-Te</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor Device and Methods of Forming the Same</title><date>2024-08-22</date><risdate>2024</risdate><abstract>In an embodiment, a method includes forming a first semiconductor fin and a second semiconductor fin over a front-side of a substrate; etching a first recess in the first semiconductor fin and a second recess in the second semiconductor fin; forming a first epitaxial region in the first recess and first epitaxial nodules along sidewalls of the first recess; forming a second epitaxial region in the second recess and second epitaxial nodules along sidewalls of the second recess; flowing first precursors to remove the first epitaxial nodules; depositing an interlayer dielectric over the first epitaxial region and the second epitaxial region; etching a first opening in the interlayer dielectric to expose the first epitaxial region; forming a first epitaxial cap on the first epitaxial region and third epitaxial nodules over the interlayer dielectric; and flowing second precursors to remove the third epitaxial nodules.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024282569A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Semiconductor Device and Methods of Forming the Same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T20%3A32%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Pai,%20Chia-Ling&rft.date=2024-08-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024282569A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |