Embedded-Oriented Configurable Many-Core Processor

Embedded-Oriented Configurable Many-Core Processor

An embedded-oriented configurable many-core processor is disclosed, which includes: an on-chip data-bus system, an on-chip event-bus system, a data connection line, a routing unit and a core. The on-chip data-bus system includes multiple transverse data-bus and vertical data-bus. The multiple transv...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, Lei, QIN, Hui, LI, Tongde, YU, Chunqing, LIU, Chunxue, SONG, Liguo, ZHENG, Hongchao, WANG, Liang, BI, Xiao
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN, Lei
QIN, Hui
LI, Tongde
YU, Chunqing
LIU, Chunxue
SONG, Liguo
ZHENG, Hongchao
WANG, Liang
BI, Xiao
description An embedded-oriented configurable many-core processor is disclosed, which includes: an on-chip data-bus system, an on-chip event-bus system, a data connection line, a routing unit and a core. The on-chip data-bus system includes multiple transverse data-bus and vertical data-bus. The multiple transverse data-bus and vertical data-bus are staggered transversely and vertically to form N intersections, each intersection of the N intersections is correspondingly provided with a routing unit, and adjacent routing units are connected by transverse data-bus or vertical data-bus. The on-chip event-bus system includes: an event control unit, an event bus and an event signal line. Each event control unit is connected with the event bus, and is connected with the corresponding core and routing unit through the event signal line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024281395A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024281395A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024281395A13</originalsourceid><addsrcrecordid>eNrjZDByzU1KTUlJTdH1L8pMzStJTVFwzs9Ly0wvLUpMyklV8E3Mq9R1zi9KVQgoyk9OLS7OL-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiZGFobGlqaOhsbEqQIAWDYswg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Embedded-Oriented Configurable Many-Core Processor</title><source>esp@cenet</source><creator>CHEN, Lei ; QIN, Hui ; LI, Tongde ; YU, Chunqing ; LIU, Chunxue ; SONG, Liguo ; ZHENG, Hongchao ; WANG, Liang ; BI, Xiao</creator><creatorcontrib>CHEN, Lei ; QIN, Hui ; LI, Tongde ; YU, Chunqing ; LIU, Chunxue ; SONG, Liguo ; ZHENG, Hongchao ; WANG, Liang ; BI, Xiao</creatorcontrib><description>An embedded-oriented configurable many-core processor is disclosed, which includes: an on-chip data-bus system, an on-chip event-bus system, a data connection line, a routing unit and a core. The on-chip data-bus system includes multiple transverse data-bus and vertical data-bus. The multiple transverse data-bus and vertical data-bus are staggered transversely and vertically to form N intersections, each intersection of the N intersections is correspondingly provided with a routing unit, and adjacent routing units are connected by transverse data-bus or vertical data-bus. The on-chip event-bus system includes: an event control unit, an event bus and an event signal line. Each event control unit is connected with the event bus, and is connected with the corresponding core and routing unit through the event signal line.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240822&amp;DB=EPODOC&amp;CC=US&amp;NR=2024281395A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240822&amp;DB=EPODOC&amp;CC=US&amp;NR=2024281395A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, Lei</creatorcontrib><creatorcontrib>QIN, Hui</creatorcontrib><creatorcontrib>LI, Tongde</creatorcontrib><creatorcontrib>YU, Chunqing</creatorcontrib><creatorcontrib>LIU, Chunxue</creatorcontrib><creatorcontrib>SONG, Liguo</creatorcontrib><creatorcontrib>ZHENG, Hongchao</creatorcontrib><creatorcontrib>WANG, Liang</creatorcontrib><creatorcontrib>BI, Xiao</creatorcontrib><title>Embedded-Oriented Configurable Many-Core Processor</title><description>An embedded-oriented configurable many-core processor is disclosed, which includes: an on-chip data-bus system, an on-chip event-bus system, a data connection line, a routing unit and a core. The on-chip data-bus system includes multiple transverse data-bus and vertical data-bus. The multiple transverse data-bus and vertical data-bus are staggered transversely and vertically to form N intersections, each intersection of the N intersections is correspondingly provided with a routing unit, and adjacent routing units are connected by transverse data-bus or vertical data-bus. The on-chip event-bus system includes: an event control unit, an event bus and an event signal line. Each event control unit is connected with the event bus, and is connected with the corresponding core and routing unit through the event signal line.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDByzU1KTUlJTdH1L8pMzStJTVFwzs9Ly0wvLUpMyklV8E3Mq9R1zi9KVQgoyk9OLS7OL-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRiZGFobGlqaOhsbEqQIAWDYswg</recordid><startdate>20240822</startdate><enddate>20240822</enddate><creator>CHEN, Lei</creator><creator>QIN, Hui</creator><creator>LI, Tongde</creator><creator>YU, Chunqing</creator><creator>LIU, Chunxue</creator><creator>SONG, Liguo</creator><creator>ZHENG, Hongchao</creator><creator>WANG, Liang</creator><creator>BI, Xiao</creator><scope>EVB</scope></search><sort><creationdate>20240822</creationdate><title>Embedded-Oriented Configurable Many-Core Processor</title><author>CHEN, Lei ; QIN, Hui ; LI, Tongde ; YU, Chunqing ; LIU, Chunxue ; SONG, Liguo ; ZHENG, Hongchao ; WANG, Liang ; BI, Xiao</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024281395A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, Lei</creatorcontrib><creatorcontrib>QIN, Hui</creatorcontrib><creatorcontrib>LI, Tongde</creatorcontrib><creatorcontrib>YU, Chunqing</creatorcontrib><creatorcontrib>LIU, Chunxue</creatorcontrib><creatorcontrib>SONG, Liguo</creatorcontrib><creatorcontrib>ZHENG, Hongchao</creatorcontrib><creatorcontrib>WANG, Liang</creatorcontrib><creatorcontrib>BI, Xiao</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, Lei</au><au>QIN, Hui</au><au>LI, Tongde</au><au>YU, Chunqing</au><au>LIU, Chunxue</au><au>SONG, Liguo</au><au>ZHENG, Hongchao</au><au>WANG, Liang</au><au>BI, Xiao</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Embedded-Oriented Configurable Many-Core Processor</title><date>2024-08-22</date><risdate>2024</risdate><abstract>An embedded-oriented configurable many-core processor is disclosed, which includes: an on-chip data-bus system, an on-chip event-bus system, a data connection line, a routing unit and a core. The on-chip data-bus system includes multiple transverse data-bus and vertical data-bus. The multiple transverse data-bus and vertical data-bus are staggered transversely and vertically to form N intersections, each intersection of the N intersections is correspondingly provided with a routing unit, and adjacent routing units are connected by transverse data-bus or vertical data-bus. The on-chip event-bus system includes: an event control unit, an event bus and an event signal line. Each event control unit is connected with the event bus, and is connected with the corresponding core and routing unit through the event signal line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024281395A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Embedded-Oriented Configurable Many-Core Processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T05%3A40%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20Lei&rft.date=2024-08-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024281395A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true