THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF

THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF

A thermal resistance device having a vanadium oxide layer and a method of manufacturing the thermal resistance device are proposed. The device may include a stress control pattern that can improve temperature coefficient of resistance (TCR) characteristics. The thermal resistance device may include...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SHIN, Kyu Sik, HONG, Sung Min
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRICITY
RESISTORS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHIN, Kyu Sik
HONG, Sung Min
description A thermal resistance device having a vanadium oxide layer and a method of manufacturing the thermal resistance device are proposed. The device may include a stress control pattern that can improve temperature coefficient of resistance (TCR) characteristics. The thermal resistance device may include a support comprising silicon and having an opening formed in a center thereof, and a silicon oxynitride layer formed on the support to cover the opening. The thermal resistance device may also include the stress control pattern formed of a patterned metal material on the silicon oxynitride layer over the opening. The thermal resistance device may further include the vanadium oxide layer formed to cover the stress control pattern and receiving tensile stress from the stress control pattern.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024212891A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024212891A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024212891A13</originalsourceid><addsrcrecordid>eNqNjLEKwjAQQLs4iPoPB86CjQ52PJKrCbQXSS4uDqVInEQL9f-xBT_A6Q3v8ZbFTSyFFhsIFF0UZE1g6OomONZNMo7PEGWyEbRnCb6BC4pQYEA20CKnGrWkMIctifUG5if5el0sHv1zzJsfV8W2JtF2l4d3l8ehv-dX_nQpqr06qlKdqhLLw3_VF35nM1c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF</title><source>esp@cenet</source><creator>SHIN, Kyu Sik ; HONG, Sung Min</creator><creatorcontrib>SHIN, Kyu Sik ; HONG, Sung Min</creatorcontrib><description>A thermal resistance device having a vanadium oxide layer and a method of manufacturing the thermal resistance device are proposed. The device may include a stress control pattern that can improve temperature coefficient of resistance (TCR) characteristics. The thermal resistance device may include a support comprising silicon and having an opening formed in a center thereof, and a silicon oxynitride layer formed on the support to cover the opening. The thermal resistance device may also include the stress control pattern formed of a patterned metal material on the silicon oxynitride layer over the opening. The thermal resistance device may further include the vanadium oxide layer formed to cover the stress control pattern and receiving tensile stress from the stress control pattern.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRICITY ; RESISTORS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240627&amp;DB=EPODOC&amp;CC=US&amp;NR=2024212891A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240627&amp;DB=EPODOC&amp;CC=US&amp;NR=2024212891A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIN, Kyu Sik</creatorcontrib><creatorcontrib>HONG, Sung Min</creatorcontrib><title>THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF</title><description>A thermal resistance device having a vanadium oxide layer and a method of manufacturing the thermal resistance device are proposed. The device may include a stress control pattern that can improve temperature coefficient of resistance (TCR) characteristics. The thermal resistance device may include a support comprising silicon and having an opening formed in a center thereof, and a silicon oxynitride layer formed on the support to cover the opening. The thermal resistance device may also include the stress control pattern formed of a patterned metal material on the silicon oxynitride layer over the opening. The thermal resistance device may further include the vanadium oxide layer formed to cover the stress control pattern and receiving tensile stress from the stress control pattern.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRICITY</subject><subject>RESISTORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwjAQQLs4iPoPB86CjQ52PJKrCbQXSS4uDqVInEQL9f-xBT_A6Q3v8ZbFTSyFFhsIFF0UZE1g6OomONZNMo7PEGWyEbRnCb6BC4pQYEA20CKnGrWkMIctifUG5if5el0sHv1zzJsfV8W2JtF2l4d3l8ehv-dX_nQpqr06qlKdqhLLw3_VF35nM1c</recordid><startdate>20240627</startdate><enddate>20240627</enddate><creator>SHIN, Kyu Sik</creator><creator>HONG, Sung Min</creator><scope>EVB</scope></search><sort><creationdate>20240627</creationdate><title>THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF</title><author>SHIN, Kyu Sik ; HONG, Sung Min</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024212891A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRICITY</topic><topic>RESISTORS</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIN, Kyu Sik</creatorcontrib><creatorcontrib>HONG, Sung Min</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIN, Kyu Sik</au><au>HONG, Sung Min</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF</title><date>2024-06-27</date><risdate>2024</risdate><abstract>A thermal resistance device having a vanadium oxide layer and a method of manufacturing the thermal resistance device are proposed. The device may include a stress control pattern that can improve temperature coefficient of resistance (TCR) characteristics. The thermal resistance device may include a support comprising silicon and having an opening formed in a center thereof, and a silicon oxynitride layer formed on the support to cover the opening. The thermal resistance device may also include the stress control pattern formed of a patterned metal material on the silicon oxynitride layer over the opening. The thermal resistance device may further include the vanadium oxide layer formed to cover the stress control pattern and receiving tensile stress from the stress control pattern.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024212891A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRICITY
RESISTORS
title THERMAL RESISTANCE DEVICE INCLUDING STRESS CONTROL PATTERN AND MANUFACTURING METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T23%3A53%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIN,%20Kyu%20Sik&rft.date=2024-06-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024212891A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true