Neural Network Parameter Deployment Method, AI Integrated Chip, and Related Apparatus Thereof

An AI computing apparatus includes an AI integrated chip and an off-chip memory. The AI integrated chip includes a CPU, an NPU, a first on-chip storage unit, and a second on-chip storage unit. Permission to allow only the NPU to read and permission to allow only the CPU to write are set in the secon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Luo, Huamin
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An AI computing apparatus includes an AI integrated chip and an off-chip memory. The AI integrated chip includes a CPU, an NPU, a first on-chip storage unit, and a second on-chip storage unit. Permission to allow only the NPU to read and permission to allow only the CPU to write are set in the second on-chip storage unit. The off-chip memory stores first neural network code and a first weight parameter that are associated with the NPU. The second on-chip storage unit stores second neural network code and a second weight parameter that are associated with the NPU.