INTERLEAVED HIGH SIDE AND LOW SIDE POWER TRANSISTORS WITH VARIABLE FINGER SPACING
An integrated circuit includes a first transistor array over a semiconductor substrate and is distributed among a first plurality of first transistor banks. A second transistor array in or over the semiconductor substrate is distributed among a second plurality of second transistor banks. A first on...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An integrated circuit includes a first transistor array over a semiconductor substrate and is distributed among a first plurality of first transistor banks. A second transistor array in or over the semiconductor substrate is distributed among a second plurality of second transistor banks. A first one of the first transistor banks is located between a first one and a second one of the second transistor banks, and the second one of the second transistor banks is located between the first one of the first transistor banks and a second one of the first transistor banks. The first transistor array and the second transistor array may be alternately operated to implement a voltage-conversion integrated circuit. |
---|