CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS

CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS

A cell architecture including at least one semiconductor device cell is provided. The cell includes: a 1st active pattern and a 2nd active pattern extended in a 1st direction, the 1st active pattern at least partially overlapping the 2nd active pattern in a 3rd direction intersecting the direction;...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, Jintae, PARK, Panjae, SEO, Kang-Ill, PARK, Hyoeun
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, Jintae
PARK, Panjae
SEO, Kang-Ill
PARK, Hyoeun
description A cell architecture including at least one semiconductor device cell is provided. The cell includes: a 1st active pattern and a 2nd active pattern extended in a 1st direction, the 1st active pattern at least partially overlapping the 2nd active pattern in a 3rd direction intersecting the direction; a plurality of gate structures extended in a 2nd direction across the 1st and 2nd active patterns, the 2nd direction intersecting the 1st direction and the 3rd direction; a plurality of metal lines in at least one metal layer of the cell, the metal lines being extended in the 1st direction, and at least one of the metal lines being connected to at least one of the 1st and 2nd active patterns and the gate structures; and at least one power rail connecting the at least one of the 1st and 2nd active patterns to at least one voltage source, wherein the at least one power rail is disposed to be closer to a virtual horizontal center line of the cell extended in the 1st direction than an upper boundary or a lower boundary of the cell.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024145343A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024145343A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024145343A13</originalsourceid><addsrcrecordid>eNqNy7EKwjAQgOEuDqK-w4FzwDbxAUJ6IcGQyN2VjqVInEQL9f3RwQdw-pfv3zbsMCWw5EIUdDIQwhglgMMsSCrFjHAtIxKQjYnBFwIW6y7Yg4-YeoXef0cQspkjSyHeN5v7_Fjr4dddc_QoLqi6vKa6LvOtPut7Grg7daY1Z220bfV_6gO_BDDT</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS</title><source>esp@cenet</source><creator>KIM, Jintae ; PARK, Panjae ; SEO, Kang-Ill ; PARK, Hyoeun</creator><creatorcontrib>KIM, Jintae ; PARK, Panjae ; SEO, Kang-Ill ; PARK, Hyoeun</creatorcontrib><description>A cell architecture including at least one semiconductor device cell is provided. The cell includes: a 1st active pattern and a 2nd active pattern extended in a 1st direction, the 1st active pattern at least partially overlapping the 2nd active pattern in a 3rd direction intersecting the direction; a plurality of gate structures extended in a 2nd direction across the 1st and 2nd active patterns, the 2nd direction intersecting the 1st direction and the 3rd direction; a plurality of metal lines in at least one metal layer of the cell, the metal lines being extended in the 1st direction, and at least one of the metal lines being connected to at least one of the 1st and 2nd active patterns and the gate structures; and at least one power rail connecting the at least one of the 1st and 2nd active patterns to at least one voltage source, wherein the at least one power rail is disposed to be closer to a virtual horizontal center line of the cell extended in the 1st direction than an upper boundary or a lower boundary of the cell.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240502&amp;DB=EPODOC&amp;CC=US&amp;NR=2024145343A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240502&amp;DB=EPODOC&amp;CC=US&amp;NR=2024145343A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, Jintae</creatorcontrib><creatorcontrib>PARK, Panjae</creatorcontrib><creatorcontrib>SEO, Kang-Ill</creatorcontrib><creatorcontrib>PARK, Hyoeun</creatorcontrib><title>CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS</title><description>A cell architecture including at least one semiconductor device cell is provided. The cell includes: a 1st active pattern and a 2nd active pattern extended in a 1st direction, the 1st active pattern at least partially overlapping the 2nd active pattern in a 3rd direction intersecting the direction; a plurality of gate structures extended in a 2nd direction across the 1st and 2nd active patterns, the 2nd direction intersecting the 1st direction and the 3rd direction; a plurality of metal lines in at least one metal layer of the cell, the metal lines being extended in the 1st direction, and at least one of the metal lines being connected to at least one of the 1st and 2nd active patterns and the gate structures; and at least one power rail connecting the at least one of the 1st and 2nd active patterns to at least one voltage source, wherein the at least one power rail is disposed to be closer to a virtual horizontal center line of the cell extended in the 1st direction than an upper boundary or a lower boundary of the cell.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAQgOEuDqK-w4FzwDbxAUJ6IcGQyN2VjqVInEQL9f3RwQdw-pfv3zbsMCWw5EIUdDIQwhglgMMsSCrFjHAtIxKQjYnBFwIW6y7Yg4-YeoXef0cQspkjSyHeN5v7_Fjr4dddc_QoLqi6vKa6LvOtPut7Grg7daY1Z220bfV_6gO_BDDT</recordid><startdate>20240502</startdate><enddate>20240502</enddate><creator>KIM, Jintae</creator><creator>PARK, Panjae</creator><creator>SEO, Kang-Ill</creator><creator>PARK, Hyoeun</creator><scope>EVB</scope></search><sort><creationdate>20240502</creationdate><title>CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS</title><author>KIM, Jintae ; PARK, Panjae ; SEO, Kang-Ill ; PARK, Hyoeun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024145343A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, Jintae</creatorcontrib><creatorcontrib>PARK, Panjae</creatorcontrib><creatorcontrib>SEO, Kang-Ill</creatorcontrib><creatorcontrib>PARK, Hyoeun</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Jintae</au><au>PARK, Panjae</au><au>SEO, Kang-Ill</au><au>PARK, Hyoeun</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS</title><date>2024-05-02</date><risdate>2024</risdate><abstract>A cell architecture including at least one semiconductor device cell is provided. The cell includes: a 1st active pattern and a 2nd active pattern extended in a 1st direction, the 1st active pattern at least partially overlapping the 2nd active pattern in a 3rd direction intersecting the direction; a plurality of gate structures extended in a 2nd direction across the 1st and 2nd active patterns, the 2nd direction intersecting the 1st direction and the 3rd direction; a plurality of metal lines in at least one metal layer of the cell, the metal lines being extended in the 1st direction, and at least one of the metal lines being connected to at least one of the 1st and 2nd active patterns and the gate structures; and at least one power rail connecting the at least one of the 1st and 2nd active patterns to at least one voltage source, wherein the at least one power rail is disposed to be closer to a virtual horizontal center line of the cell extended in the 1st direction than an upper boundary or a lower boundary of the cell.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024145343A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title CELL ARCHITECTURE WITH CENTER-LINE POWER RAILS FOR STACKED FIELD-EFFECT TRANSISTORS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T22%3A30%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20Jintae&rft.date=2024-05-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024145343A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true